

# Analysis and Design of a Telescopic Operational Amplifier in 180 nm CMOS Technology

Siddhant Shah (B23334)<sup>\*</sup>, Aman (T25121)<sup>†</sup>, Omkar Sharan (T25132)<sup>‡</sup>

<sup>\*</sup>b23334@students.iitmandi.ac.in

<sup>†</sup>t25121@students.iitmandi.ac.in

<sup>‡</sup>t25132@students.iitmandi.ac.in

**Abstract**—This paper presents the systematic design and analysis of a telescopic operational amplifier implemented in SCL 180 nm CMOS technology. The design targets a closed-loop gain of 50 dB and unity-gain bandwidth (UGBW) of 100 MHz while operating at a supply voltage of 1.8 V. The telescopic architecture employs cascoded differential pairs with active loads to achieve high gain and moderate power consumption. Through careful transistor sizing and bias optimization, the implemented design achieved a small-signal DC gain of 63 dB, UGBW of 100.78 MHz, phase margin of 68°, PSRR of 11.18 dB, CMRR of 58 dB, and input-referred noise of approximately 15 nV/ $\sqrt{\text{Hz}}$ . The design methodology, transistor sizing, simulation results, and performance analysis are presented in detail.

**Index Terms**—Telescopic amplifier, operational amplifier, CMOS, gain, unity-gain bandwidth, phase margin, noise, PSRR, CMRR, 180 nm technology, analog IC design

## I. INTRODUCTION

Operational amplifiers are fundamental building blocks in analog and mixed-signal integrated circuits, finding widespread applications in signal processing, data converters, filters, and sensor interfaces [1], [2]. Among various op-amp topologies, the telescopic architecture offers an attractive balance between high DC gain, moderate bandwidth, and reasonable power consumption [3].

The telescopic operational amplifier achieves high open-loop gain through vertical stacking of cascoded transistors, which significantly increases the output impedance while maintaining a compact circuit structure [4]. Unlike folded-cascode topologies, telescopic amplifiers consume less power as all transistors share the same bias current path. However, this comes at the cost of reduced output voltage swing due to the stacked transistor configuration [1].

This work focuses on designing a two-stage telescopic op-amp for general-purpose analog applications where high gain and moderate bandwidth are essential. The design targets include:

- DC gain of at least 50 dB
- Unity-gain bandwidth of 100 MHz
- Low input-referred noise
- Stable operation with adequate phase margin
- Good common-mode and power supply rejection

The choice of 180 nm CMOS technology provides a mature process with well-characterized device models, making it suitable for educational purposes and prototyping. The 1.8 V supply voltage is standard for this technology node.

This paper is organized as follows: Section II presents the design specifications and process parameters. Section III describes the circuit topology and design methodology including transistor sizing. Section IV presents the simulation results and performance verification. Section V provides discussion and analysis. Section VI concludes the work.

## II. DESIGN SPECIFICATIONS

The target specifications for the telescopic operational amplifier design are summarized in Table I. These specifications are derived from typical requirements for medium-performance analog applications such as active filters and moderate-resolution data converters.

TABLE I: Design Specifications and Targets

Parameter	Target Value
Technology	SCL 180 nm CMOS
Supply Voltage ( $V_{DD}$ )	1.8 V
DC Gain (Open-loop)	$\geq 50$ dB
Unity-Gain Bandwidth	100 MHz
Phase Margin	$\geq 60^\circ$
Load Capacitance ( $C_L$ )	1 pF
CMRR	High

### A. Process Parameters

The design utilizes the SCL 180 nm CMOS process technology. The key process parameters are listed in Table II, which are essential for transistor sizing and performance estimation.

TABLE II: SCL 180 nm CMOS Process Parameters

Parameter	NMOS	PMOS
Mobility ( $\mu$ )	$300 \text{ cm}^2/\text{Vs}$	$70 \text{ cm}^2/\text{Vs}$
Oxide Capacitance ( $C_{ox}$ )	$8.78 \text{ fF}/\mu\text{m}^2$	
$\mu C_{ox}$	$263 \mu\text{A}/\text{V}^2$	$62 \mu\text{A}/\text{V}^2$
Threshold Voltage ( $V_{TH}$ )	0.48 V	-0.40 V
Channel-length modulation ( $\lambda$ )	$0.48 \text{ V}^{-1}$	$0.328 \text{ V}^{-1}$
Oxide Thickness ( $T_{ox}$ )	4 nm	
Minimum Length ( $L_{min}$ )		180 nm

## III. DESIGN METHODOLOGY

### A. Circuit Topology and Operation

The complete schematic of the designed telescopic operational amplifier is shown in Fig. 1. The circuit implements a two-stage architecture with Miller compensation for stability.




Fig. 1: schematic of the two-stage telescopic operational amplifier.

**First Stage - Telescopic Differential Amplifier:** The input stage comprises NMOS differential pair transistors M1 and M2, which receive the differential input signals IN\_N and IN\_P. The tail current source M5 provides bias current controlled by voltage  $V_{BIAS}$ .

The differential pair utilizes telescopic cascode configuration for high gain:

- PMOS active loads M3 and M4 with cascode devices M9 and M10
- NMOS cascode transistors M11 and M12 stacked above M1 and M2

This stacking of cascode transistors significantly increases the output impedance, thereby enhancing the overall voltage gain of the first stage.

#### Bias Voltages:

- $V_{B1}$ : Biases the NMOS cascode transistors M11 and M12
- $V_{B2}$ : Biases the PMOS cascode transistors M9 and M10
- $V_{BIAS}$ : Controls the tail current source M5

**Second Stage - Common-Source Amplifier:** The second gain stage consists of NMOS common-source amplifier M7 with PMOS active load M8. This stage provides additional voltage gain and sufficient current drive capability for the load capacitance  $C_L = 1 \text{ pF}$ .

**Miller Compensation Network:** The compensation capacitor  $C_C = 452.907 \text{ fF}$  connects the output to the input of the second stage, implementing Miller compensation. This ensures stability by creating a dominant pole and improving phase margin for closed-loop operation.

**Bias Circuit:** Figure 2 shows the bias circuit designed to generate the required bias voltage  $V_{BIAS} = 650.575 \text{ mV}$ . The circuit uses a current mirror configuration with transistors M20, M21, and M22, referenced to supply voltage  $V_{DC} = 1.8 \text{ V}$ .

This bias circuit ensures stable biasing across process, voltage, and temperature variations.




Fig. 2: Bias circuit generating  $V_{BIAS}$  for the tail current source.

#### B. Transistor Sizing

The circuit was implemented with iterative optimization to meet the design specifications. Through multiple simulation it-

erations adjusting transistor widths, lengths, and bias voltages, the final optimized transistor dimensions were determined as listed in Table III.

TABLE III: Final Transistor Dimensions

Device	W ( $\mu\text{m}$ )	L ( $\mu\text{m}$ )	M
M0	7.2	0.3	1
M1, M2	7	0.5	1
M3, M4	9	0.3	1
M5 (Tail NMOS)	7.6	0.5	1
M6	1	0.5	1
M7	30	0.6	1
M8	72	0.5	1
M9, M10	5	0.3	1
M11, M12	7	0.5	1
M13	8	0.5	1
M14	2.4	0.3	1
M15	2.5	0.5	1
M16	1.26	0.3	1
M17	1	0.5	1
M18	11.725	0.3	1
M19	1.5	0.3	1
M20	1.32	0.18	1
M21	9	0.18	1
M22	4	0.18	1
$C_C$	452.907 fF		
$C_L$	1 pF		

### C. Operating Conditions

The amplifier operates under the following conditions:

- Supply voltage:  $V_{DD} = 1.8 \text{ V}$
- Input signal: Differential inputs IN\_P and IN\_N
- Input common-mode voltage:  $V_{in} = 0.9 \text{ V}$  (mid-rail)
- Load capacitance:  $C_L = 1 \text{ pF}$
- Compensation capacitor:  $C_C = 452.907 \text{ fF}$
- Bias voltage:  $V_{BIAS} = 650.575 \text{ mV}$  (generated from bias circuit)

## IV. SIMULATION AND RESULTS

The designed telescopic operational amplifier was simulated using Cadence Virtuoso with the SCL 180 nm CMOS process design kit (PDK). This section presents the key simulation results including AC analysis, noise performance, PSRR, and CMRR.

### A. AC Analysis - Gain and Phase Response

Figure 3 shows the gain magnitude and phase response of the amplifier. The DC gain achieved is 63 dB, significantly exceeding the target specification of 50 dB. The unity-gain bandwidth is measured at 100.78 MHz, closely matching the design target of 100 MHz. The gain-bandwidth product demonstrates the effectiveness of the Miller compensation strategy in achieving both high gain and adequate bandwidth.




Fig. 3: AC analysis showing gain magnitude (top) and phase response (bottom). DC gain = 63 dB, UGBW = 100.78 MHz, Phase Margin = 68°.

The phase response, also shown in Fig. 3, indicates a phase margin of 68° at the unity-gain frequency. This is calculated as  $180^\circ + (-111^\circ) = 69^\circ$ , which ensures stable operation with adequate damping in closed-loop configurations. A phase margin above 60° is generally considered sufficient for stable operation without significant overshoot or ringing in transient response.

### B. Noise Analysis

The input-referred noise spectral density is plotted in Fig. 4. At mid-to-high frequencies where thermal noise dominates, the input-referred noise is approximately  $15 \text{ nV}/\sqrt{\text{Hz}}$ , which is excellent for this technology and transistor sizing. At low frequencies, flicker noise ( $1/\text{f}$  noise) becomes significant, reaching approximately  $100 \text{ nV}/\sqrt{\text{Hz}}$  at 100 Hz, which is characteristic of CMOS devices. The low thermal noise floor indicates good transconductance in the input differential pair.




Fig. 4: Input-referred noise spectral density showing thermal noise floor at  $15 \text{ nV}/\sqrt{\text{Hz}}$  and  $1/\text{f}$  noise at low frequencies.

### C. Power Supply Rejection Ratio (PSRR)

The PSRR performance is shown in Fig. 5. The positive PSRR (PSRR+) measures the amplifier's ability to reject noise and variations on the positive supply rail. The achieved PSRR+ is 11.18 dB at low frequencies. While modest, this value is typical for single-stage telescopic architectures without dedicated supply rejection enhancement techniques. The PSRR degrades at higher frequencies as expected due to parasitic capacitances and reduced impedance paths.




Fig. 5: Power Supply Rejection Ratio (PSRR+) showing 11.18 dB rejection at low frequencies.

### D. Common-Mode Rejection Ratio (CMRR)

The CMRR performance is illustrated in Fig. 6. The amplifier achieves a CMRR of 58 dB at low frequencies, indicating good rejection of common-mode signals. This is primarily determined by the matching of the differential pair (M1, M2) and the output impedance of the tail current source (M5). The CMRR decreases at higher frequencies due to parasitic capacitance mismatches. A CMRR above 50 dB is generally considered adequate for most analog applications, making this design suitable for differential signal processing.




Fig. 6: Common-Mode Rejection Ratio (CMRR) showing 58 dB rejection at low frequencies.

### E. Performance Summary

Table IV summarizes the achieved performance metrics compared to the target specifications. All primary design goals have been met or exceeded, demonstrating the effectiveness of the design approach.

TABLE IV: Target vs. Achieved Performance Summary

Parameter	Target	Achieved
DC Gain (open-loop)	50 dB	63 dB
Unity-Gain Bandwidth	100 MHz	100.78 MHz
Phase Margin	$\geq 60^\circ$	$68^\circ$
Input-referred Noise	Low	$15 \text{ nV}/\sqrt{\text{Hz}}$
PSRR+	-	11.18 dB
CMRR	High	58 dB
Slew rate	High	69 V/ $\mu$ s
ICMR	-	0.318V

## V. DISCUSSION

The implemented telescopic operational amplifier successfully meets all target specifications. The achieved DC gain of 63 dB exceeds the 50 dB requirement by 13 dB, demonstrating the effectiveness of the cascoded architecture in enhancing output impedance. The unity-gain bandwidth of 100.78 MHz closely matches the target, validating the compensation network design.

The phase margin of  $68^\circ$  provides adequate stability margin for closed-loop operation with various feedback configurations. This suggests that the Miller compensation effectively addresses the two-pole system stability challenge inherent in two-stage amplifiers.

The input-referred noise performance of  $15 \text{ nV}/\sqrt{\text{Hz}}$  at high frequencies is excellent, significantly better than typical specifications for this technology. This low noise floor results from the proper sizing of the input differential pair (M1, M2) with adequate transconductance, achieved without excessive power consumption. The 1/f noise at low frequencies is typical for CMOS devices and can be further reduced if needed through increased device area or chopper stabilization techniques.

The PSRR of 11.18 dB is modest but acceptable for many applications. The relatively low PSRR is inherent to the telescopic topology where supply variations directly affect the cascode devices. Applications requiring higher PSRR would benefit from regulated cascode techniques or additional supply filtering. The CMRR of 58 dB is good and demonstrates proper matching in the differential pair and adequate tail current source impedance.

### A. Key Design Tradeoffs

- Gain vs. Bandwidth:* The cascoded structure increases gain but adds poles at intermediate nodes. Careful sizing ensures these poles remain at sufficiently high frequencies to not affect stability.
- Noise vs. Power:* Larger input transistors reduce noise but increase power consumption and parasitic capacitances. The design achieves excellent noise performance ( $15 \text{ nV}/\sqrt{\text{Hz}}$ ) through optimal transconductance without excessive current.

- *Output Swing vs. Gain:* The telescopic topology sacrifices output swing for gain due to transistor stacking. With a 1.8 V supply, adequate swing is maintained for most applications while achieving 63 dB gain.
- *PSRR vs. Architecture:* The single-path current topology of telescopic amplifiers inherently limits PSRR. Better PSRR would require folded-cascode or regulated cascode techniques at the cost of higher power consumption.

### B. Potential Improvements

Future work could explore several enhancement strategies:

- *Improved PSRR:* Implementing regulated cascode or adding supply filtering circuits could significantly enhance power supply rejection.
- *Dynamic Biasing:* Adaptive biasing techniques could improve power efficiency under varying load conditions.
- *Layout Optimization:* Careful layout with parasitic extraction would verify post-layout performance and allow for matching optimization to further improve CMRR.
- *Enhanced Output Swing:* Folded-cascode topology or rail-to-rail output stages could provide larger output voltage swing if required by the application.

## VI. CONCLUSION

This work presented the complete design and analysis of a two-stage telescopic operational amplifier in 180 nm CMOS technology. Through systematic design methodology and iterative optimization, the implemented design achieved:

- DC gain: 63 dB (target:  $\geq 50$  dB)
- Unity-gain bandwidth: 100.78 MHz (target: 100 MHz)
- Phase margin:  $68^\circ$  (target:  $\geq 60^\circ$ )
- Input-referred noise:  $15 \text{ nV}/\sqrt{\text{Hz}}$  (excellent)
- CMRR: 58 dB (good)
- PSRR: 11.18 dB (acceptable)

The telescopic architecture proved effective for applications requiring high gain and moderate bandwidth with reasonable power consumption at 1.8 V supply. The cascaded differential input stage combined with Miller compensation provides both high DC gain and stable frequency response. The excellent noise performance of  $15 \text{ nV}/\sqrt{\text{Hz}}$  demonstrates the effectiveness of the transistor sizing strategy.

The design successfully balances multiple performance metrics including gain, bandwidth, stability, and noise while maintaining moderate power consumption. The achieved CMRR of 58 dB ensures good differential operation, though the modest PSRR of 11.18 dB indicates that supply filtering may be beneficial in noise-sensitive applications.

This design serves as a foundation for integration into larger mixed-signal systems such as switched-capacitor filters, pipelined ADCs, and precision instrumentation amplifiers. The systematic design approach and performance analysis presented here provide valuable insights into CMOS analog IC design tradeoffs and optimization strategies.

## REFERENCES

- [1] B. Razavi, *Design of Analog CMOS Integrated Circuits*, 2nd ed. New York, NY: McGraw-Hill Education, 2016.
- [2] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 5th ed. Hoboken, NJ: John Wiley & Sons, 2009.
- [3] D. A. Johns and K. Martin, *Analog Integrated Circuit Design*, 2nd ed. Hoboken, NJ: John Wiley & Sons, 2012.
- [4] R. J. Baker, *CMOS: Circuit Design, Layout, and Simulation*, 3rd ed. Hoboken, NJ: John Wiley & Sons, 2010.
- [5] W. M. C. Sansen, *Analog Design Essentials*. Dordrecht: Springer, 2006.
- [6] T. C. Carusone, D. A. Johns, and K. W. Martin, *Analog Integrated Circuit Design*, 2nd ed. Hoboken, NJ: John Wiley & Sons, 2012.
- [7] V. Soman, K. K. Gandhi, and M. Baskaran, "Analysis and design of a two stage telescopic OTA using SCL 180nm CMOS technology," in *2023 International Conference on Networking and Communications (ICNWC)*, Chennai, India, 2023, pp. 1-6.
- [8] P. E. Allen and D. R. Holberg, *CMOS Analog Circuit Design*, 2nd ed. New York: Oxford University Press, 2002.
- [9] K. R. Laker and W. M. C. Sansen, *Design of Analog Integrated Circuits and Systems*. New York: McGraw-Hill, 1994.