

Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science


CA 9 - MMU

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

Computer Science



Goal



Goal

CAMPUS Rosenheim

Computer Science





CA::MMU

- MMU
- Virtual addresses
- 1 level page table
- 2 level page table
- N level page table

Problems


CAMPUS Rosenheim

Computer Science



Overview

MMU - Memory management unit



- Special hardware inside the CPU case
- Dynamic address conversion at runtime



Overview

Goals of virtual memory management:

- Aggregation of different memory sources
- Suitable abstraction for developers
 - Only one type of addresses
 - Linearly accessible memory
- Use of full theoretical available memory
- Multiple processes: Multiprogramming
- Shared libraries (DLL, so)
- Memory protection
- Parallelism (multiple cores: parallel processes)
- High performance memory access

Computer Science



Situation without virtual addresses

We try to recap the situation without virtual addresses.

C example

```
1 int x;
2 int y;
3
```

4 X = X + Y;

Compiled assembler example

```
1 ;CODE of ADD
2 ;real address of x
3 ;real address of y
4
5 X: ;value of x
6 Y: ;value of y
```

Computer Science



Situation without virtual addresses

Absolute addresses

Compiled assembler

```
1 ...
2 1000: ;code of ADD
3 1004: ;real address of x
4 1008: ;real address of y
```

100

5 1024: ;value of x
7 1028: ;value of y

Facts

- An *.elf/*.exe with exactly this code and addresses (called image) is saved on the harddisk
- The *.elf/*.exe has to be loaded exactly at this memory addresses (starting with 1000)

Problems

- Program can't be started twice at the same time
- Different programs can't use the same address

Computer Science



Situation without virtual addresses

Position independent code (i.e. PC relative)

Compiled assembler

```
1 ...

2 1000: ;code of ADD

3 1004: 20 ;(offset of x to PC)

4 1008: 20 ;(offset of y to PC)

5 ...

6 1024: ;value of x
```

Facts

- The operands are addressed with an relative offset to the PC
- The program can be loaded on any address in the memory
- It is also possible to relatively address to the SP

Problems

Address translation required to obtain addresses of x and y at runtime

7 **1028**: ; value of y

Computer Science



Situation without virtual addresses

Relocation

Compiled assembler

```
2 2000: ;code of ADD
3 2004: 2024 ;real address of x
4 2008: 2028 ;real address of y
5 ...
6 2024: ;value of x
```

Facts

- The program is compiled with absolute addresses
- When the program is loaded into memory, the addresses are changed.
 - The relocation table contains the information which addresses have to be changed

Problems

Address translation required on startup

7 **2028**: ; value of y

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after I ask you to




Towards virtual addresses

Computer Science



Towards virtual addresses

Idea 1: Separation of virtual and real address space



Facts

- Every process starts with address 0x0..0 until its upper limit
- The process needs to know its upper limit at compile time

Problems


- Real memory fragmentation
- Maximum address space is limited by the real memory

Computer Science



Towards virtual addresses

Idea 2: Introduce pages and frames



Facts

- The memory is divided into small pieces of equal size called pages and frames
- Page: virtual address space
- Frame: real address space

Advantages

- No (little) real memory fragmentation
- No upper memory limit required at compile time
- Virtual address space > real address space



Goal

Understand in detail virtual addresses and its translation to real addresses


Procedure


- Introduction of terms
- 1 level page table: with a small memory 64 KiB (virtual) and 32 KiB (real)
- 2 level page table: Intel x86/32 bit architecture
- 4 level page table: Intel x86/64 architecture (AMD/Intel)

Computer Science



Virtual address space





Virtual address space

- Linear address space
- Starting form 0x0..0 to 0x..FF..
- All virtual addresses => virtual address space
- Every process has its own virtual address space


Real address space

- All physically available addresses
- Size depends on available memory

Computer Science



Pages and frames




Computer Science



Multiprogramming

Virtual memory

Main memory





Questions?

All right? \Rightarrow





Question? \Rightarrow



and use chat

or speak after | ask you to




Let's start with a simple 1 level page table.

Computer Science




Virtual address translation



Computer Science



Page table




Computer Science



Summary

Virtual address translation: example



Computer Science



1 level page table

Any problems with a 1 level page table?

- How many number of page table entries are required on an 32 bit system?
- How much space would the page table use?

Possible solutions

- Increase page/frame size
 - i.e. 1 MiB, 2 MiB, ...
 - => less pages, less entries in page table, smaller page table
- Multilevel page table
 - 32 bit: 2 level page table with 4 KiB page size
 - 64 bit: 4 level page table with 4 KiB page size
- Swap page tables to disk



Questions?

All right? \Rightarrow







and use chat

or speak after | ask you to




Let's proceed with a 2 level page table.

Computer Science



2 level page table

Virtual Address



Intel x86/32 bit

- Usually uses 2 level page tables
- Offset: 12 bit
- \blacksquare 2¹² = 4 KiB page size
- 1 page directory per process
- $= 2^{10} = 1024$ page tables per process

[source: AMD64 Architecture Programmer's Manual Volume

2: System Programming]

Prof. Dr. Florian Künzner, SoSe 2021

Computer Science



2 level page table entries

PDE - page directory entry

■ Page-Table Base Address (20 bit)

= address of page table

PTE - page table entry

Physical-Page Base Address (20 bit)

= address of frame




Figure 5-5. 4-Kbyte PDE—Non-PAE Paging Legacy-Mode

Figure 5-6. 4-Kbyte PTE—Non-PAE Paging Legacy-Mode

[source: AMD64 Architecture Programmer's Manual Volume 2: System Programming]

Fields

- P = present (loaded into memory)
- R/W = read/write
- U/S = user/supervisor
- PWT = page level writethrough
- PCD = page level cache disable
- A = accessed
- D = dirty
- AVL = available to software (for OS)

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after I ask you to



And finally with N level page tables.

Computer Science




12 11

2120

Summary

4 level page table

Virtual Address 63 48 47 3938 30 29 Page-Map Page-Directory-Level-4 Offset Sign Extend Pointer Offset Offset





N level page table

More details:

AMD64 Architecture Programmer's Manual Volume 2: System Programming (link)

Lets have a look on page 121, table 5-1.



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

or speak after | ask you to

Computer Science



Summary and outlook

Summary

- MMU
- Virtual addresses
- 1/2/N level page table

Outlook

- Memory hierarchy
- Associative memory
- Transalation lookaside buffer
- Cache
- Memory protection