

## Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science


## **CA 14** – Multiprocessing

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

**Computer Science** 



## Goal





## Goal

## **CA::**Multiprocessing

- Types of multiprocessing
- CPU performance vs. cost
- Memory bottleneck
- Classification of Flynn
- Structures of multi cores and multiprocessors
- MESI protocol




# Types of multiprocessing

Which types of multiprocessing do you know?

**Computer Science** 



# Types of multiprocessing



Tight coupled

Loose coupled

[cmp: [1, Fig. 8.1; P. 573]] Prof. Dr. Florian Künzner, SoSe 2021



# Hyper threading technology

## **Observation:**


■ Not all hardware parts are fully used inside one CPU (core)

## Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline

Only little additional hardware (5%) is required for hyper threading to speed-up execution up to 30%.


# Hyper threading technology



[source (cmp): https://www.techpowerup.com/reviews/Intel/Core i5 661/14.html]




# Multiple cores





# Multiple cores with hyper threading



**Computer Science** 



# **Questions?**

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after | ask you to

**Computer Science** 



# CPU performance vs. cost

Response time of a process (with unloaded machine)

Throughput of processes (with sufficient processes in ready state)

Response time of an application (consisting of several processes in ready state)

Cost

Single CPU Multiprocessor Single CPU

(Power: 1) (Power: N) (Power: N)

 $\approx N \cdot Y$ 

 $M \cdot Y$ 

X



# **Questions?**

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after | ask you to

# Classification of Flynn

one (single)

Data streams

#### Instruction streams

one (single)

many

## SISD

Single instruction single data

Traditional von Neumann single CPU computer

## **MISD**

Multiple instruction single data

Not "really" known

#### SIMD

Vector processors Fine grained data Parallel computers

#### **MIMD**

Single instruction multiple data Multiple instruction multiple data


Multi computers Multiprocessors

[source: https://www.geeksforgeeks.org/computer-architecture-flynns-taxonomy/]

**Computer Science** 



# Classification of Flynn




[source: https://www.geeksforgeeks.org/computer-architecture-flynns-taxonomy/]

Computer Science



# Computer architecture classification

#### computer architecture



[cmp: [1, P. 609]]



## **Questions?**

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 




and use chat

speak after | ask you to

**Computer Science** 



# CPU → memory bottleneck



#### Remember?

- $\blacksquare$  CPU instructions are very fast (< 1ns)
- Memory access is slow (< 30 ns)

## With more CPUs, the problem gets even worse!

#### Solution:

- Local caches



# **Questions?**

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after | ask you to




# Structures of multi cores and multiprocessors

Structure of multi core CPUs with its caches.

Computer Science





#### **NUMA: Non-uniform memory access**


- (1) CPU N access local memory 1
- (2) CPU N access local memory N
- (3) CPU N access global memory

#### Memory access time depends on the memory location.

**Computer Science** 



# Intel i7 7700K example (again)



Computer Science



# Requirements

Important requirements for multiple cores and multiprocessing

## **Locking commands**

- read-modify-write
- read/write cycles

## **Example:**

- TAS: test and set
- CAS: compare and swap

## Communication between processors must be possible

- Global memory
- Interrupt from processor to processor
- Identification of processors



# **Questions?**

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after | ask you to




# Cache coherency

Is there a problem with local memory (caches)?



# Cache coherency: Probem!



- A dual core CPU with local caches
- Variable X contains value 1
- Both caches contains a copy of X
- Core 0 sets X=2
  (with write through)
- **Problem**: Core 1 still reads X==1!!

## Towards a solution

How can we avoid such cache coherency problems?

- **Programming model:** Change the programming model, but than the consistency may not be ensured. Unpleasant thing!
- Snoop protocols: All caches operates with write through and listen to all write cycles on the bus and may set the corresponding entries to invalid. But this is slow!
- **MESI protocol:** Various protocols that (at least in some cases) avoid write through.

**CC-NUMA:** cache coherency with NUMA.

Computer Science



# Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

#### Finite state machine with 4 states:

- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: <u>Invalid</u>


#### There is a finite state machine for

- every cache line
- in every cache

**Computer Science** 



Cache coherency: The MESI protocol



[source: compare: Diefendorff, Allen: Organization of the Motorola 88110, IEEE Micro, April 1992]



# Cache coherency: Modern MESI

The MESI protocol is with extensions still in use.

## MOESI: AMD64

- MESI states as in the original MESI protocol
- 0: Owned
- Allows moving a (dirty) cache line around caches without updating main memory

#### **MESIF:** Intel

- MESI states as in the original MESI protocol
- F: Forward
- Allows copying (clean) data from one cache to another without accessing main memory

[comparison: https://en.wikipedia.org/wiki/MESIF protocol]



# **Questions?**

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after | ask you to

#### Technische Hochschule Rosenheim Technical University of Applied Sciences

# Summary

## Summary

- Types of multiprocessing
- CPU performance vs. cost
- Memory bottleneck
- Classification of Flynn
- Structures of multi cores and multiprocessors
- MESI protocol