

# Exercise sheet 10 – Associative memory

#### Goals:

• Associative memory (Cache, TLB)

## Exercise 10.1: Cache (theoretical)

Consider an architecture with the following details:

- 32 bit architecture
- Memory address: 0x00014492
- Data (uint16\_t): 0xAFFE
- (a) State the cache entry, considering a cache line size of 2 bytes.
- (b) State the cache entry, considering a cache line size of 256 bytes.
- (c) Exactly state the position of the value (0xAFFE) inside the 256 byte data entry.
- (d) What is happening if the cache is empty and we try to access the cache line?

#### Exercise 10.2: Cache architecture

Hint: Use the "ARMv7-M Processor Architecture Reference Manual" to answer that question: CA\_exercises/sheet\_10\_memory\_cache\_tlb/DDIO403E\_d\_armv7m\_arm.pdf

- (a) How many hierarchy levels has the ARMv7 memory system? You may have a look on chapter A3.8.2.
- (b) Caches are largely invisible to application programmers. State a situation where a breakdown in cache coherency might occur. You may have a look on chapter A3.8.3.
- (c) How would you get some information such as the *type of a cache* or its *level of coherency* or the *line size*, considering your software has privilege access? You may find chapter B4.8 interesting for answering that question.
- (d) Looking at the Cache Size ID Register, state a formula to calculate the cache size and explain each operand.

## Exercise 10.3: TLB 1

Consider an architecture for page addressing similar to the 1 level page table in the lecture about the VM/MMU, but with a 32 bit architecture.

• The TLB (translation lookaside buffer) contains the following entry:

Key	Value
0x00009	0x00002

SoSe 2022

Prof. Dr. Florian Künzner



• The page table contains the following entries:

Page table offset	Value
0x0000A	0x00003
0x00009	0x00002
0x00008	0x00001

(a) Is the page table and the TLB consistent?

(b) State the virtual address, which is mapped to the 32 bit real address 0x00002AAA.

### Exercise 10.4: TLB 2

Consider an architecture for page addressing similar to the 2 level page table in the lecture for a 32 bit architecture with a 4 KiB page/frame size. Given:

• Virtual address: 0x1202F494

• Real address: 0x00014494

(a) State the entry in the TLB for the given addresses.

(b) What is happening if the TLB is empty and we try to access the page?