

#### Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science


**CA** 13 – Bus and I/O 2

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

**Computer Science** 



### Goal



# Rosenheim Technical University of Applied Sciences

### Goal

Goal

### CA::Bus and I/O

- I/O programming methods
- Programmed I/O
- Interrupts and interrupt driven I/O
- DMA
- FSI programming example
- FDD (DMA) programming example

Computer Science



## I/O programming methods

#### **Methods:**

- Programmed I/O
  - Busy wait
  - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

#### **Difference:**

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction



## Programmed I/O (or single transfer)

#### Idea:

The **processor waits** until a device is ready to transfer data and performs the I/O operation.

#### **Procedure:**

- The **processor waits** (busy waiting or polling) until the data can be transferred
- The processor **performs** the **I/O** data **transfer**
- After the transfer, the processor proceeds with another instruction

This is the simplest method to transfer I/O data between the processor and a device.

#### **But:**

The processor has to do all the work and it is therefore **slow**!

We will see a programming example in the FSI chapter.




## Interrupts

How can a device on the bus **draw attention to itself** (e.g. data available, ready, ...)?




## F-Bus: Interrupt cycle



Computer Science



## Bus cycle protocol: interrupt



There are 7 interrupt request lines <6:0>, corresponding to 7 priority levels. Each interrupt has its own interrupt vector.



## Interrupt driven I/O programming

#### Idea:

The processor should not wait until a device is ready for transferring data.

#### **Procedure:**

- The processor **configures** the device for **interrupt driven I/O**
- The processor **immediately proceeds** with another instruction
- After the I/O data is **available** in the device or the device is ready to receive new data, an **interrupt** is generated
- The processor **performs** the **I/O** data **transfer**

#### **But:**

One obvious drawback is that **one interrupt for each word** is necessary and the **processor performs** the I/O data transfer.

We will see a programming example in the FSI chapter.



### **Computer Science**



### FSI

### The F-Bus serial interface


#### **Disclaimer:**

- For simplification without multiplexing of the N interfaces
- For simplification without any error handling
- For simplification without modem signals
- For simplification without "echo"

Computer Science



## FSI registers (1)



#### TRDY - Transmitter ready (CPU to device)

Set by the HW when a character has been sent completely.

Is cleared by the hardware when writing TBUF register.

#### TIE - Transmit interrupt enable

If TIE is activated, an interrupt is generated if TRDY is set to 1.

#### RRDY - Receiver ready (device to CPU)

Set by the HW when a new character has been received completely.

Deleted from the HW when reading RBUF register.


#### RIE – Receiver interrupt enable

If RIE is activated, an interrupt is generated if RRDY is set to 1.


Computer Science



## FSI registers (2)



The transmit character is sent from the CPU to the serial interface.



The receive character is sent from the serial interface to the CPU.



Configuration of the serial interface: stop bits, data bits, parity, baud rate, ...

Computer Science



Summary

## FSI programming example – common

**FSI** programming example – common definitions

```
#include <stdlib.h>
  #include <stdbool.h>
  #include <inttypes.h>
  typedef volatile struct { //FSI interface
      uint16_t CSR; //control and status register
      uint16_t TBUF; //transmit buffer register
      uint16_t RBUF; //receive buffer register
      uint16_t CFR; //configuration register
  } FsiStruct;
12 //FSI: FsiStruct is mapped to the memory position 0xFF000000
  #define FSI (*((FsiStruct*)(0xFF000000)))
14
15 #define TRDY (OB10000000000000) //Mask for TRDY (or: 0x8000)
  #define TIE (0B01000000000000) //Mask for TIE
  #define RRDY (0B000000010000000) //Mask for RRDY (or: 0x0080)
18 #define RIE
                (0B000000001000000) //Mask for RIE
                                                     (or: 0x0040)
19 //more defines...
```

Computer Science



## FSI programming example (1)

Output of a character with busy waiting: Programmed I/O with busy wait

```
int main(void) {
       char char to transmit = 'A';
22
23
       while ((bool)(FSI.CSR & TRDY) == false) //wait until FSI is ready to
24
                                                  //transmit data (CPU to device)
25
           //busy wait (do nothing)
26
27
       FSI.TBUF = char to transmit;
28
29
       return 0;
30
31 }
```

Computer Science



## FSI programming example (2)

Output of a character with polling: Programmed I/O with polling

```
int main(void) {
       char char to transmit = 'A';
23
       while(true) { //polling
24
           if((bool)(FSI.CSR & TRDY) == true){
25
               FSI.TBUF = char to transmit;
26
               //repeat with next character or break
27
           } else {
28
               //do something else...
29
30
       return EXIT SUCCESS;
33
34
```

Computer Science



## FSI programming example (3)

```
Input of a character with interrupt driven I/O: Interrupt driven I/O
  typedef void (*ISR t)(void); //Function pointer for an ISR
22 //INTVECTOR: ISR t is mapped to the memory position 0x000000C8
  #define INTVECTOR (*((ISR_t*)(0x000000C8)))
24
25 volatile char received char = '';
  void ISR() { //interrupt service routine for received characters from FSI
       received char = FSI.RBUF;
27
28 }
29
  int main(void) {
       INTVECTOR = &ISR; //ISR address is set to INTVECTOR (address 0x000000C8)
31
      FSI.CSR = FSI.CSR | RIE; //enable the receiver interrupt (RIE)
32
33
      //The input is now done "automatically" via the ISR when the
34
       //next character has been received completely.
35
36
      //do something else...
37
38
      return EXIT SUCCESS;
39
```

Computer Science



## Bus arbitration and prioritisation

The arbiter (Schiedsrichter)

#### Interrupt request

- If two ore more bus devices generates interrupts
- The arbiter prioritises and decides which interrupt request is handled first

#### Bus master request

- If two ore more bus devices wants to become bus master
- The arbiter prioritises and decides which bus device can become bus master first

#### Memory request, ...



### **DMA**

Does the processor always have to be involved in data transfer on the bus?



## DMA - direct memory access

#### Idea:

In addition to the CPU, other *smart* bus devices can also be allowed to **become temporarily bus master**.

#### **Condition:**

- The **bus arbiter (CPU)** has to be asked whether it is possible that someone other can become bus master
- Only if the bus arbiter allows it, then a DMA data transfer can happen

#### Cycle stealing:

- If someone other than the CPU is bus master.
- Then the DMA interface steals the CPU possible bus cycles







Rosenheim


**Technical University** 

of Applied Sciences





### DMA cycle:



Processor

(potential)

Bus master

#### **CAMPUS** Rosenheim

Computer Science



## Bus cycle protocol: DMA



- Wait until the end of the currently running bus cycle
- Set BGNT <7:0>
- Do not create new bus cycles as long as the DMA cycle is running

#### (4) End bus grant:

- Wait until the end of the DMA cycle before generating new bus cycles
- (6) Continue with normal bus cycles:
  - Reset BGNT <7:0>
  - Creation of new bus cycles is permitted again, also new bus request (BREQ) if required

#### (1) Bus request:

Set BREQ <7:0>

#### (3) Accept bus grant:

- Read BGNT <7:0>
- Wait until FRAME signal is reset

#### (5) DMA transfer:

- Execute normal bus cycles: read, write, or burst
- If burst: repeat cycle  $b_{max}$  times
- At the end: Reset BREQ <7:0>

#### (7) Interrupt handling:

- Possibly waiting time, before the same bus device creates a new bus request (BREQ)
- If everything is transferred: generate an interrupt





## **DMA** programming

#### Idea:

The I/O data transfer is performed directly from the devices (without the processor).

#### **Procedure:**

- The processor **initiate** the DMA device interface with {Source, Destination, How much, IE | R/W | GO!}
- The processor **immediately proceeds** with another instruction
- The **DMA** devices does all the work
- After the whole DMA data transfer has finished, an interrupt is generated

#### Pro:

Only one interrupt after the whole DMA data (block) transfer has been finished.

We will see a programming example in the FDD chapter.

**Computer Science** 



## **DMA: Command chaining**

### Multiple DMA data transfers required?

#### **Command chaining:**

- {Source, Destination, How much, IE | R/W | GO!}<sub>1</sub>
- {Source, Destination, How much, IE | R/W | GO!}<sub>2</sub>
- {Source, Destination, How much, IE | R/W | GO!}<sub>3</sub>
- ..

The DMA interface automatically executes the entire sequence of the individual DMA data (block) transfers.



### **FDD**


### The F-Bus DMA disk

**Computer Science** 



## FDD registers (1)

#### **FDD Control and status register (CSR)**



#### RDY - Ready

Set by the HW when the operation has been finished.

#### **IE** – **Interrupt** enable

If IE is activated, an interrupt is generated if RDY is set to 1.

#### FCT - Function

Decimal value	Hex value	Bin value	Function
0	0x0	0000	Reset
1	0×1	0001	Write
2	0x2	0010	Read
4	0x4	0100	Seek (positioning)

GO

If set to 1, then the DMA operation starts.

Computer Science



## FDD registers (2)

**Disk address:** The controller uses an **LBA** (logic block address) that is a linear address of blocks, instead of cylinder/head/sector. The LBA has **48 bits** (32 are not enough).



Bits 32 to 47 of the LBA number.



Bits 0 to 31 of the LBA number.




of Applied Sciences

## FDD registers (3)



Main memory address for transfer.



Number of bytes to be transmitted.







of Applied Sciences



## FDD programming example

Transmit 0x100 bytes from memory to disk.

#### **Addresses:**

- Start address: 0x10000 (memory)
- LBA address: 0x1234 (disk)

Computer Science



## FDD programming example – common

### FDD programming example – common definitions

```
#include <stdlib.h>
  #include <stdbool.h>
  #include <inttypes.h>
  typedef volatile struct { //FDD interface
      uint32_t CSR; //control and status register
      uint32_t DARH; //disk address register HI
      uint32_t DARL; //disk address register LO
      uint32_t BAR; //bus address register
      uint32_t BCR; //byte count register
10
  } FddStruct;
13 //FDD: FddStruct is mapped to the memory position 0xFF000010
  #define FDD (*((FddStruct*)(0xFF000010)))
15
  #define GO (0x01) //Mask for GO
17 #define IE (0x40) //Mask for IE
18 #define WRITE (0x02) //Mask for WRITE
19 //more defines...
```

**Computer Science** 



## FDD programming example (1)

```
FDD programming example – DMA
21 typedef void (*ISR_t)(void); //Function pointer for an ISR
```

```
22 //INTVECTOR: ISR t is mapped to the memory position 0x00000108
   #define INTVECTOR (*((ISR_t*)(0x00000108)))
24
   void ISR() { //interrupt service routine for the end of the transfer
         //notify application that everything is transferred
26
27 }
28
   int main(void) {
         INTVECTOR = &ISR; //ISR address is set to INTVECTOR (address 0x00000108)
30
31
32
         //Configure DMA interface
33
         //In principle: {source, destination, how much, IE | R/W | GO}
        FDD.BAR = 0x10000; //source memory address
FDD.DARH = 0x0; //destination LBA address (bit 32 to 47)
FDD.DARL = 0x1234; //destination LBA address (bit 0 to 31)
FDD.BCR = 0x100; //how much: number of bytes
34
35
36
37
         FDD.CSR = IE | WRITE | GO; //(IE) Ox40 + (WRITE) Ox02 + (GO) Ox01 = Ox43
38
39
40
        //DMA transmits data now without CPU.
41
         //At the end there is an interrupt!
42
43
         return EXIT SUCCESS;
44 }
```

**Computer Science** 



## FDD programming example (2)

```
FDD programming example – inside the OS
```

```
21 typedef void (*ISR_t)(void); //Function pointer for an ISR
22 //INTVECTOR: ISR t is mapped to the memory position 0x00000108
23 #define INTVECTOR (*((ISR_t*)(0x00000108)))
24
25 void ISR fdd dma_transmitted(); //prototype
26
28 //Part of the glibc: system call interface (SVC) (very high level)
30 //Reads an array of count elements, each one with a size of size bytes,
  //from the stream and stores them in the block of memory specified by ptr.
   size_t fread(void* ptr, size_t size, size_t count, FILE* stream) {
33
       INTVECTOR = &ISR fdd dma transmitted; //ISR address is set to INTVECTOR
34
       //Set registers of the FDD just like in the previous example.
35
       P(transmit ready);
36
37
       return /*total amount of bytes read*/;
38 }
39
40 //----
41 //Inside the OS kernel
42 void ISR_fdd_dma_transmitted(){
      V(transmit ready);
43
44 }
```

Computer Science



## Summary and outlook

### **Summary**

- I/O programming methods
- Programmed I/O
- Interrupts and interrupt driven I/O
- DMA
- FSI programming example
- FDD (DMA) programming example

#### Outlook

Multiprocessing