Prof. Dr. Florian Künzner



Exercise sheet 7 – Processor architecture

Goals:

- Pipelining
- Instruction Scheduling

Exercise 7.1: Pipelining

(a) Given is a sequence of instructions and a five-stage-pipeline. State the procedure and be careful, the instructions are not ordered perfectly to fully utilise the pipeline.

Instruction sequence:

1115010	action sequence:	
Nr.	Instruction	Comment
(1)	ADD R2, R1, R1	; R1 = R1 + R2
(2)	ADD R1, R3, R3	; R3 = R1 + R3
(3)	ADD R4, R5, R5	; R5 = R4 + R5
(4)	CMP R5, #0, R6	; R6 = cmp(R5, 0)
(5)	BNE R6, M	; $Jump\ to\ M\ if\ result\ !=\ 0\ BNE\ =\ branch\ not\ equal$
(6)	INST1	; some random instruction 1
(7)	INST2	; some random instruction 2
(8)	M: INST100	; some random instruction 100

Five-stage-pipeline:

Stage	Operation
1.	Fetch instruction
2.	Load operands
3.	Execute instruction
4.	Memory access
5.	Save result into register

Proposal for solution:

Prof. Dr. Florian Künzner



Fetch instruction	Load operands	Execute instruction	Memory access	Save result into register
(1) ADD R2,R1,R1				
(2) ADD R1,R3,R3	(1) ADD R2,R1,R1			
(2) ADD R1,R3,R3	(*1)	(1) ADD R2,R1,R1		
(2) ADD R1,R3,R3			(1) ADD R2,R1,R1	
(2) ADD R1,R3,R3				(1) ADD R2,R1,R1 //write R1
(3) ADD R4,R5,R5	(2) ADD R1,R3,R3			
(4) CMP R5, #0,R6	(3) ADD R4,R5,R5	(2) ADD R1,R3,R3		
(4) CMP R5, #0,R6	(*1)	(3) ADD R4,R5,R5	(2) ADD R1,R3,R3	
(4) CMP R5, #0,R6			(3) ADD R4,R5,R5	(2) ADD R1,R3,R3 //write R3
(4) CMP R5, #0,R6				(3) ADD R4,R5,R5 //write R5
(5) BNE R6, M	(4) CMP R5, #0,R6			
(5) BNE R6, M	(*1)	(4) CMP R5, #0,R6		
(5) BNE R6, M			(4) CMP R5, #0,R6	
(5) BNE R6, M				(4) CMP R5, #0,R6 //write R6
(6) INST 1 (*2)	(5) BNE R6, M			
(7) INST 2 (*2)		(5) BNE R6, M		
			(5) BNE R6, M	
			(*3)	(5) BNE R6, M //jump to INST100
(8) INST 100				
INST 101	(8) INST 100			
		(8) INST 100		
			(8) INST 100	
				(8) INST 100

(b) Suggest ideas for a better pipeline utilisation of exercise 7.1a.

Assume there are additional instructions before the given program excerpt.

Proposal for solution: It is not possible to avoid data-dependency itself, but you can rearrange the execution order of the instructions that do not depend on each other. For example while the program waits for $ADD\ R2,R1,R1$ to finish and to load $ADD\ R1,R3,R3$ it could already load $ADD\ R4,R5,R5$. This is called *instruction scheduling*.

SoSe 2021

Prof. Dr. Florian Künzner



Fetch instruction	Load operands	Execute instruction	Memory access	Save result into register
(1) ADD R2,R1,R1				
(3) ADD R4,R5,R5	(1) ADD R2,R1,R1			
(2) ADD R1,R3,R3	(3) ADD R4,R5,R5	(1) ADD R2,R1,R1		
(2) ADD R1,R3,R3	(*1)	(3) ADD R4,R5,R5	(1) ADD R2,R1,R1	
(2) ADD R1,R3,R3			(3) ADD R4,R5,R5	(1) ADD R2,R1,R1 //write R1
(4) CMP R5, #0,R6	(2) ADD R1,R3,R3			(3) ADD R4,R5,R5 //write R5
(5) BNE R6, M	(4) CMP R5, #0,R6	(2) ADD R1,R3,R3		
(5) BNE <mark>R6</mark> , M	(*1)	(4) CMP R5, #0,R6	(2) ADD R1,R3,R3	
(5) BNE R6, M			(4) CMP R5, #0,R6	(2) ADD R1,R3,R3 //write R1
(5) BNE R6, M				(4) CMP R5, #0,R6 //write R6
(6) INST 1 (*2)	(5) BNE R6, M			
(7) INST 2 (*2)		(5) BNE R6, M		
			(5) BNE R6, M	
			(*3)	(5) BNE R6, M
(8) INST 100				
INST 101	(8) INST 100			
		(8) INST 100		
			(8) INST 100	
				(8) INST 100

(*1) Data dependency

- (*2) Assumption: The next instructions (INST 1, INST 2) are already loaded into the pipeline
- speculative loading of instructions
 if the jump is not taken, execution can be proceeded with less empty cycles
- (*3) Assumption: The jump is taken
- The plant is the
- Another order which additionally can reduce the overall time by one time step:

Fetch instruction	Load operands	Execute instruction	Memory access	Save result into register
(3) ADD R4,R5,R5				
(1) ADD R2,R1,R1	(3) ADD R4,R5,R5			
(4) CMP R5, #0,R6	(1) ADD R2,R1,R1	(3) ADD R4,R5,R5		
(4) CMP R5, #0,R6	(*1)	(1) ADD R2,R1,R1	(3) ADD R4,R5,R5	
(4) CMP R5, #0,R6			(1) ADD R2,R1,R1	(3) ADD R4,R5,R5 //write R5
(2) ADD R1,R3,R3	(4) CMP R5, #0,R6			(1) ADD R2,R1,R1 //write R1
(5) BNE R6, M	(2) ADD R1,R3,R3	(4) CMP R5, #0,R6		
(5) BNE R6, M	(*1)	(2) ADD R1,R3,R3	(4) CMP R5, #0,R6	
(5) BNE R6, M			(2) ADD R1,R3,R3	(4) CMP R5, #0,R6 //write R6
(6) INST 1 (*2)	(5) BNE R6, M			(2) ADD R1,R3,R3 //write R1
(7) INST 2 (*2)		(5) BNE R6, M		
			(5) BNE R6, M	
			(*3)	(5) BNE R6, M //jump to INST100
(8) INST 100				
INST 101	(8) INST 100			
		(8) INST 100		
			(8) INST 100	
				(8) INST 100

(*1) Data dependency

- (*2) Assumption: The next instructions (INST 1, INST 2) are already loaded into the pipeline
- speculative loading of instructions
 if the jump is not taken, execution can be proceeded with less empty cycles
- (*3) Assumption: The jump is taken
- → INST 1 and INST 2, which are already loaded into the pipeline have to be dropped → the pipeline has to rebuild completely, beginning at INST 100 (jump marker M)

Exercise 7.2: Pipeline-Simulator

The pipeline simulator is taken from http://euler.vcsu.edu/curt.hill/mips.html.

- (a) Update the RA exercises repository with git pull.
- (b) Change into the RA_exercises/sheet_07/PipelineSimulator directory.

Computer architecture Exercise sheet 7

SoSe 2021 Prof. Dr. Florian Künzner



- (c) To compile the pipeline-simulator run javac GUI.java from a terminal, or use the Makefile. Hint: Make sure that you have properly installed the JDK and JRE. Within the VM it is already installed.
- (d) Start the simulator with: java GUI
- (e) In *mips.html* you can find some information on how to work with the simulator.
- (f) Create a little assembly program, based on exercise 7.1a and run the simulator. Hint: There is no one-to-one mapping possible, because not all required instructions are available.

Proposal for solution: Currently there is no solution to load a program into the simulator than loading the instructions one by one.

This programs run infinite, as the statement in line 7 never becomes true. You can check out the current values in the register-view in the right upper corner of the simulator window.