

#### Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science

CA 5 – Processor 1

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier



# **Overview**

# What are the properties of a processor?

Computer Science

Overview




# Processor properties

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Memory model (part of memory lectures)
- Endianness
- Registers
- Addressing modes
- Advanced concepts
  - Instruction scheduling
  - Pipelines
  - Superscalarity
  - VLIW
  - Out-of-order memory access

Computer Science



### Goal





### Goal


### **CA::Processor 1**

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Endianness

**Computer Science** 



### Von Neumann architecture



[schematic, simplified view]



## Von Neumann architecture

### **Properties:**

- Instructions and data are located in the same memory or address space
- Von Neumann bottleneck:
  Command execution time < Memory access time</p>


#### Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but its still there!

**Computer Science** 




# Von Neumann architecture – bottleneck



[schematic, simplified view]



### Harvard architecture



[schematic, simplified view]



### Harvard architecture

### **Properties:**

- Separate memory for data and instructions
- Data memory is usually read- and writeable
- **Instruction** memory is usually **read-only**. Can't be modified through runtime



### Processor architecture

# **Discussion**

# Von Neumann vs. Harvard architecture: Does it play a role nowadays?

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Questions?

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after I ask you to

Computer Science



# **Control** unit

### Pseudo C code of control unit inside the CPU:

```
while(true){
    fetch_next_command();
    decode_command();
    execute_command();
    if(interrupt_is_requested()) {
        save_PC_and_SR();
        load_new_PC();
    }
}
```

Instruction cycle: in principle, it's an endless loop

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Questions?

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after I ask you to

# Interrupts



# What is an interrupt?



# Interrupt handling

An interrupt request (IRQ) causes the processor to stop the current workflow and to process with a predefined interrupt service routine (ISR).

- **IRQ** -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the interrupt vector table
- The **interrupt vector table** can be **manipulated** (e.g. in supervisor mode by the OS kernel)



# Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any
				point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at
				the end of a command
Exception	Internal interrupt	internal (e.g. com-	synchronous	is usually cancelled and
		mand error)		may be repeated later
System call	SVC, supervisor call,	internal	synchronous	SVC n (n is the number
	Trap, Software			of the SVC)
	interrupt			
Timer	Timer, SysTick,	external (clock)	asynchronous	is usually handled at
	Watchdog			the end of a command

[for example: ARM Cortex-M Exception handlers]

# **Exceptions**




### **Examples for exceptions:**

- Division by zero
- Illegal command code
- Load or store to an unaligned address.
- Unauthorized memory access

**Computer Science** 



# Interrupt flow



#### Sequence in the control unit

- 1 Save the old
  - PC (program counter) and
  - SR (status register)(e.g. on the stack)
  - (c.g. on the stack)
- 2 Assign new values to
  - PC (program counter) and
  - SR (status register) from a fixed address ("interrupt



# Questions?

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 




and use chat

speak after I ask you to

Computer Science



# Interrupt vector table



- Example: Cortex M0
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

[source: Cortex-M0 Generic User Guide (2009), p. 2-22]



Rosenheim



# Interrupt details

### Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

### Interruption in the middle of a command?

- Usually at the end of a CPU command
- But: exceptions can interrupt a running CPU command

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Questions?

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 

and use chat

speak after I ask you to



# ISA - instruction set architecture

# Do you know some common ISAs?

Computer Science



# ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

**Operations:** How many? Which? How complex?

**Data types:** Which data types can the operations handle?

Command format: Command length in bits? Number of addresses? Size of

the address fields?

**Register:** How many? Usable in which way?

**Addressing:** Addressing types for the operands? Can be combined with

the operations arbitrary ("orthogonal") or restricted?

**Computer Science** 



# ISA - instruction set architecture

### Command formats: **Command address Example**

ADD

ADD X

Two-addresses ADD X, Y

Three-addresses

Zero-address

One-address

**Operands** 

Operands and result on stack!

A = A + X (A = "accu")

X = X + Y or Y = X + Y

ADD X, Y, Z X = Y + Z or ...

**Computer Science** 



# **ISA** - special commands

### **Synchronization commands:**

- TAS (test and set) or similar
- Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

#### **Synchronisation** area:

Area Protection through

Critical area in a process P and V operation

P-Operation in the operating system TAS instruction (or similar)

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare\_and\_Swap, keyword "Lock-free Programming".

Computer Science



# ISA - special commands: TAS

### TAS example for Freescale ColdFire architecture

CLR.B LOCK // Sets LOCK = 0

13

14

15

ReleaseLock:

**Computer Science** 



## ISA - CISC vs. RISC

### **CISC** - complex instruction set computer

- Commands should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for a command
- Support for a lot of addressing modes
- Allows compact encoding of programs (one command does a lot)

### RISC - reduced instruction set computer

- Less, simple commands
- One commands should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Questions?

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 

and use chat

speak after I ask you to






## **Endianness**

Endianness: The definition of the byte order within a long word.

### Register view of a 32bit architecture:




- MSB Most significant byte
- LSB Least significant byte



**Computer Science** 




Endianness - Big endian Register view:



**Computer Science** 



## **Endianness - Little endian**





Computer Science



# Endianness - BE/LE

### Big endian





**Computer Science** 



# Endianness - example BE

### Big endian memory -> Register

```
Memory view
    #include <stdlib.h>
                                                                                             Register/long word view
    #include <stdint.h>
                                                            Address offset
                                                             +1
                                                                   +2
                                                                          +3
    int main()
                                             Address 31
                                                        24|23
                                                               16|15
                                                                       8|7
         struct employee {
                                                                                        31
                                                                                             24|23
                                                                                                   16|15
                         name [12];
              char
                                              A+00
                                                                   M
                                                                                                        M
              uint32_t age;
                                                                      6
              uint32_t dept nr;
                                               A+04
                                                                          Т
                                                      S
                                                            M
                                                                                           S
                                                                                                 M
                                                                                                               Т
         };
                                                                     10
                                                                            11
                                                                                                                 11
                                              A+08
                                                             \0
                                                                   \0
                                                                          \0
                                                                                                 \0
                                                                                                        \0
                                                                                                               \0
12
         struct employee smith = {
                                                                          15
                                                                                                              15
                                               A+0C
                                                     00
                                                            00
                                                                   00
                                                                                          00
                                                                                                 00
                                                                                                       00
                         = "JIM SMITH",
13
              .name
                         = 21, //0x15
14
              .age
                                              A+10
                                                     00
                                                            00
                                                                   01
                                                                          04
                                                                                          00
                                                                                                 00
                                                                                                              04
                                                                                                        01
15
              .dept nr = 0x104 //260
         };
16
                                                                                                  -32 bit word-
17
                                                          Address increment
18
         return EXIT SUCCESS;
```

[cmp: [1, p. 95-96]]]

19

}

Computer Science



# Endianness - example LE

### Little endian memory

```
Memory view
                                                                                         Register/long word view
#include <stdlib.h>
#include <stdint.h>
                                                        Address offset
                                                  +0
                                                                +2
                                                                       +3
int main()
                                                            8|23
                                                                  16|31
                                                      0|15
                                         Address 7
     struct employee {
                                                                                         24|23
                                                                                                16 15
                                                                                                              0
                     name [12];
          char
                                           A+00
                                                                M
                                                                                              M
          uint32_t age;
          uint32_t dept nr;
                                           A + 04
                                                   S
                                                                                       Т
                                                                                                            S
                                                         M
                                                                       Т
                                                                                                     M
     };
                                                                  10
                                                                         11
                                                                                         11
                                                                                                10
                                                         \0
                                                                \0
                                                                       \0
                                                                                       \0
                                           A+08
                                                   н
                                                                                              \0
                                                                                                     \0
                                                                                                            Н
     struct employee smith = {
                                                  15
                                                         00
                                                                00
                                                                       00
                                                                                       00
                                                                                              00
                                                                                                    00
                                                                                                           15
                                           A+0C
                     = "JIM SMITH",
          .name
                     = 21, //0x15
          .age
                                                  04
                                                                00
                                                                       00
                                                         01
                                                                                       00
                                                                                                           04
                                           A+10
                                                                                              00
                                                                                                     01
          .dept nr = 0x104 //260
     };
                                                                                               -32 bit word-
                                                       Address increment
```

[cmp: [1, p. 95-96]]]

12

13

14

15

16

17

18

19

}


return EXIT SUCCESS;

Computer Science




# Endianness - example BE/LE

### Big endian memory



4 bytes

### Little endian memory



Address increment 4 bytes

[cmp: [1, p. 95-96]]]

Computer Science



# Endianness - usage

### Big endian

- IBM Mainframe
- Freescale ColdFire
- Atmel AVR/AVR32
- ARM Thumb and ARM64 (also Apple M1)

#### Little endian

- Intel x86
- x86-64 (AMD64, Intel 64)
- RISC-V
- Qualcomm Hexagon



# Questions?

All right?  $\Rightarrow$ 

Question?  $\Rightarrow$ 

\*

and use chat

speak after I ask you to

Overview Goal Processor architectures Control unit Interrupts ISA Endianness Summary

Little endian


Address offset

#### **CAMPUS** Rosenheim

Computer Science



# Endianness - transfer: BE to LE Register/long word view



[cmp: [1, p. 95-96]]] Prof. Dr. Florian Künzner, SoSe 2021

CA 5 – Processor 1



# **Endianness - problem**

#### Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte,  $\geq 2$ )
- Data are transferred between BE/LE systems

### No problem occurs if

- Single byte data is transferred byte by byte (e.g. ASCII)
- Data is transferred within same endianness (LE -> LE, BE -> BE)



## **Endianness - conclusion**

Without the knowledge about the data types and the alignment, a transfer between BE/LE systems is not feasible.

Tanenbaum: "There is no easy solution to this" [1, p. 96]





Technische

Hochschule

Rosenheim





#### Possible solution

- **Know** the endianness (e.g. **meta data!**)
- **Transfer** byte by byte (no problem for single byte data)
- If endianness is different and a long word ist transferred: additionally swap the bytes

#### Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, ByteOrder can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# **Questions?**

All right?  $\Rightarrow$ 



Question?  $\Rightarrow$ 



and use chat

speak after I ask you to

Computer Science



# Summary and outlook

### Summary

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Endianness

### Outlook

- Processor registers
- Processor examples
- Addressing modes