



Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science

CA 10 – Associative memory

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

Goal





Goal

CA::Associative memory

- Memory hierarchy
- Associative memory
- Translation lookaside buffer
- Cache
- Memory protection

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the smaller in hardware size
 - the less memory storage is available
 - the faster the memory
 - the more expensive in price
- The more stand alone

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the memory
 - the more **expensive** in price
- The more stand alone



Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone
 - the **bigger** in **hardware** size
 - the **more memory storage** is available
 - the **slower** the **memory**
 - the **cheaper** in price

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone
 - the **bigger** in **hardware** size
 - the **more memory storage** is available
 - the **slower** the **memory**
 - the **cheaper** in price



Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone
 - the **bigger** in **hardware** size
 - the **more memory storage** is available
 - the **slower** the **memory**
 - the **cheaper** in price

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone
 - the **bigger** in **hardware** size
 - the **more memory storage** is available
 - the **slower** the **memory**
 - the **cheaper** in price

Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the **smaller** in **hardware** size
 - the **less memory storage** is available
 - the **faster** the **memory**
 - the more **expensive** in price
- The more stand alone
 - the **bigger** in **hardware** size
 - the **more memory storage** is available
 - the **slower** the **memory**
 - the **cheaper** in price

Memory hierarchy




Figure 1.2: Example of memory hierarchy in an ICT system for the past (a) and for now (b). The speed of the component from bottom to top increases, while the storage volume decreases. Those components are divided into on-chip (embedded with compute circuitry on the same chip) and off-chip (stand-alone as a separate chip).

Associative memory

In principle

- A key to value store
(comparable to a JAVA hashtable/dictionary)
- Key: address
- Value: some information

Key (address)	Value (information)
key_0	$value_0$
key_1	$value_1$
key_2	$value_2$
key_3	$value_3$
key_4	$value_4$
key_5	$value_5$
...	...

Properties

- Search for key (address) is done in parallel in hardware!
- Access to information is **very fast**

Usage

- TLB
- Cache

Associative memory

Key (address)	Value (information)
key_0	$value_0$
key_1	$value_1$
key_2	$value_2$
key_3	$value_3$
key_4	$value_4$
key_5	$value_5$
...	...

In principle

- A key to value store
(comparable to a JAVA hashtable/dictionary)
- Key: address
- Value: some information

Properties

- Search for key (address) is done in parallel in hardware!
- Access to information is **very fast**

Usage

- TLB
- Cache

TLB

Translation lookaside buffer

Address translation

Procedure

- 1 Load page table(s)
- 2 Lookup inside page table(s)
- 3 Address translation

Problem

- Address translation from: virtual to real address required
- Memory access may be required to obtain real address

All that takes a lot of time—even with the MMU!

Address translation

Procedure

- 1 Load page table(s)
- 2 Lookup inside page table(s)
- 3 Address translation

Problem

- Address translation from: virtual to real address required
- Memory access may be required to obtain real address

All that takes a lot of time—even with the MMU!



Translation lookaside buffer

Address translation: virtual address to real address

Step 1 (fast way):

- Try to obtain the real address through the TLB
- If the TLB
 - contains the entry: **done!**
 - doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load page table(s)
- Lookup inside page table(s)
- Address translation
- Store address into TLB

Address translation with TLB always tries step 1 first!

Translation lookaside buffer

Address translation: virtual address to real address

Step 1 (fast way):

- Try to obtain the real address through the TLB
- If the TLB
 - contains the entry: **done!**
 - doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load page table(s)
- Lookup inside page table(s)
- Address translation
- Store address into TLB

Address translation with TLB always tries step 1 first!

Translation lookaside buffer

Address translation: virtual address to real address

Step 1 (fast way):

- Try to obtain the real address through the TLB
- If the TLB
 - contains the entry: **done!**
 - doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load page table(s)
- Lookup inside page table(s)
- Address translation
- Store address into TLB

Address translation with TLB always tries step 1 first!

Cache

Caches inside the CPU

Loading of data and instructions

Before the CPU can process data, it must first be loaded from memory into the registers.

Problem:

- CPU instructions are very fast ($< 1ns$)
- Memory access is slow ($< 30ns$)

We should try to bring the data closer to the CPU!

Loading of data and instructions

Before the CPU can process data, it must first be loaded from memory into the registers.

Problem:

- CPU instructions are very fast ($< 1ns$)
- Memory access is slow ($< 30ns$)

We should try to bring the data closer to the CPU!

Loading of data and instructions

Before the CPU can process data, it must first be loaded from memory into the registers.


Problem:

- CPU instructions are very fast ($< 1ns$)
- Memory access is slow ($< 30ns$)

We should try to bring the data closer to the CPU!

Cache

Idea: Use an associative memory to store data (parts of the main memory) closer to the CPU: the **cache**!




Key (real adr.) Value (data)

<i>real_address₀</i>	<i>data₀</i>
<i>real_address₁</i>	<i>data₁</i>
<i>real_address₂</i>	<i>data₂</i>
<i>real_address₃</i>	<i>data₃</i>
<i>real_address₄</i>	<i>data₄</i>
<i>real_address₅</i>	<i>data₅</i>
...	...

Cache

Idea: Use an associative memory to store data (parts of the main memory) closer to the CPU: the **cache**!



Key (real adr.)	Value (data)
00000000	00000000
00000001	00000000
00000002	00000000
00000003	00000000
00000004	00000000
00000005	00000000
00000006	00000000
00000007	00000000
00000008	00000000
00000009	00000000
0000000A	00000000
0000000B	00000000
0000000C	00000000
0000000D	00000000
0000000E	00000000
0000000F	00000000
00000010	00000000
00000011	00000000
00000012	00000000
00000013	00000000
00000014	00000000
00000015	00000000
00000016	00000000
00000017	00000000
00000018	00000000
00000019	00000000
0000001A	00000000
0000001B	00000000
0000001C	00000000
0000001D	00000000
0000001E	00000000
0000001F	00000000
00000020	00000000
00000021	00000000
00000022	00000000
00000023	00000000
00000024	00000000
00000025	00000000
00000026	00000000
00000027	00000000
00000028	00000000
00000029	00000000
0000002A	00000000
0000002B	00000000
0000002C	00000000
0000002D	00000000
0000002E	00000000
0000002F	00000000
00000030	00000000
00000031	00000000
00000032	00000000
00000033	00000000
00000034	00000000
00000035	00000000
00000036	00000000
00000037	00000000
00000038	00000000
00000039	00000000
0000003A	00000000
0000003B	00000000
0000003C	00000000
0000003D	00000000
0000003E	00000000
0000003F	00000000
00000040	00000000
00000041	00000000
00000042	00000000
00000043	00000000
00000044	00000000
00000045	00000000
00000046	00000000
00000047	00000000
00000048	00000000
00000049	00000000
0000004A	00000000
0000004B	00000000
0000004C	00000000
0000004D	00000000
0000004E	00000000
0000004F	00000000
00000050	00000000
00000051	00000000
00000052	00000000
00000053	00000000
00000054	00000000
00000055	00000000
00000056	00000000
00000057	00000000
00000058	00000000
00000059	00000000
0000005A	00000000
0000005B	00000000
0000005C	00000000
0000005D	00000000
0000005E	00000000
0000005F	00000000
00000060	00000000
00000061	00000000
00000062	00000000
00000063	00000000
00000064	00000000
00000065	00000000
00000066	00000000
00000067	00000000
00000068	00000000
00000069	00000000
0000006A	00000000
0000006B	00000000
0000006C	00000000
0000006D	00000000
0000006E	00000000
0000006F	00000000
00000070	00000000
00000071	00000000
00000072	00000000
00000073	00000000</

$real_address_0$	$data_0$
$real_address_1$	$data_1$
$real_address_2$	$data_2$
$real_address_3$	$data_3$
$real_address_4$	$data_4$
$real_address_5$	$data_5$
...	...

Cache details (example)

Given details:

- 16 bit system
- Cache line size: 4 bytes
- Real address: 0x0100
- Data (for given address): 0x1234

10x0102

Key (real adr.)	Value (data: byte 0 to 3)
00000000	00000000
00000001	00000000
00000002	00000000
00000003	00000000
00000004	00000000
00000005	00000000
00000006	00000000
00000007	00000000
00000008	00000000
00000009	00000000
0000000A	00000000
0000000B	00000000
0000000C	00000000
0000000D	00000000
0000000E	00000000
0000000F	00000000
00000010	00000000
00000011	00000000
00000012	00000000
00000013	00000000
00000014	00000000
00000015	00000000
00000016	00000000
00000017	00000000
00000018	00000000
00000019	00000000
0000001A	00000000
0000001B	00000000
0000001C	00000000
0000001D	00000000
0000001E	00000000
0000001F	00000000
00000020	00000000
00000021	00000000
00000022	00000000
00000023	00000000
00000024	00000000
00000025	00000000
00000026	00000000
00000027	00000000
00000028	00000000
00000029	00000000
0000002A	00000000
0000002B	00000000
0000002C	00000000
0000002D	00000000
0000002E	00000000
0000002F	00000000
00000030	00000000
00000031	00000000
00000032	00000000
00000033	00000000
00000034	00000000
00000035	00000000
00000036	00000000
00000037	00000000
00000038	00000000
00000039	00000000
0000003A	00000000
0000003B	00000000
0000003C	00000000
0000003D	00000000
0000003E	00000000
0000003F	00000000
00000040	00000000
00000041	00000000
00000042	00000000
00000043	00000000
00000044	00000000
00000045	00000000
00000046	00000000
00000047	00000000
00000048	00000000
00000049	00000000
0000004A	00000000
0000004B	00000000
0000004C	00000000
0000004D	00000000
0000004E	00000000
0000004F	00000000
00000050	00000000
00000051	00000000
00000052	00000000
00000053	00000000
00000054	00000000
00000055	00000000
00000056	00000000
00000057	00000000
00000058	00000000
00000059	00000000
0000005A	00000000
0000005B	00000000
0000005C	00000000
0000005D	00000000
0000005E	00000000
0000005F	00000000
00000060	00000000
00000061	00000000
00000062	00000000
00000063	00000000
00000064	00000000
00000065	00000000
00000066	00000000
00000067	00000000
00000068	00000000
00000069	00000000
0000006A	00000000
0000006B	00000000
0000006C	00000000
0000006D	00000000
0000006E	00000000
0000006F	00000000
00000070	00000000
00000071	00000000
00000072	00000000
00000073	00000000
00000074	00000000
00000075	00000000
00000076	00000000
00000077	00000000
00000078	00000000
00000079	00000000
0000007A	00000000
0000007B	00000000
0000007C	00000000
0000007D	00000000
0000007E	00000000
0000007F	00000000
00000080	00000000
00000081	00000000
00000082	00000000
00000083	00000000
00000084	00000000
00000085	00000000
00000086	00000000
00000	

	#0	#1	#2	#3
0x0100	0x12	0x34	?	?

This is the view for a BE (big endian) architecture.

Cache details (example)

Given details:

- 16 bit system
- Cache line size: 4 bytes
- Real address: 0x0100
- Data (for given address): 0x1234

Key (real adr.) Value (data: byte 0 to 3)

	#0	#1	#2	#3
0x0100	0x12	0x34	?	?

This is the view for a BE (big endian) architecture.



Cache

Data access: read/write from/to memory through the cache

Step 1 (fast way):

- Try to obtain the data through the cache
- If the cache
 - (cache **hit**) contains the entry: **done!**
 - (cache **miss**) doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load data from memory or store into memory
- Store data into cache

Data access with cache always tries step 1 first!

- If new data is stored in the cache, old data may have to be replaced.
- A cache hit rate of at least 90% should be achieved.



Cache

Data access: read/write from/to memory through the cache

Step 1 (fast way):

- Try to obtain the data through the cache
- If the cache
 - (cache **hit**) contains the entry: **done!**
 - (cache **miss**) doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load data from memory or store into memory
- Store data into cache

Data access with cache always tries step 1 first!

- If new data is stored in the cache, old data may have to be replaced.
- A cache hit rate of at least 90% should be achieved.



Cache

Data access: read/write from/to memory through the cache

Step 1 (fast way):

- Try to obtain the data through the cache
- If the cache
 - (cache **hit**) contains the entry: **done!**
 - (cache **miss**) doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load data from memory or store into memory
- Store data into cache

Data access with cache always tries step 1 first!

- If new data is stored in the cache, old data may have to be replaced.
- A cache hit rate of at least 90% should be achieved.



Cache

Data access: read/write from/to memory through the cache

Step 1 (fast way):

- Try to obtain the data through the cache
- If the cache
 - (cache **hit**) contains the entry: **done!**
 - (cache **miss**) doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load data from memory or store into memory
- Store data into cache

Data access with cache always tries step 1 first!

- If new data is stored in the cache, old data may have to be replaced.
- A cache hit rate of at least 90% should be achieved.



Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into cache and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the **data is written back** to the memory

Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into cache and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the **data is written back** to the memory

Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into **cache** and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the **data is written back** to the memory

Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into **cache** and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the **data is written back** to the memory

Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into **cache** and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the **data is written back** to the memory

Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into **cache** and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the data is **written back** to the memory

Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into **cache** and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the data is written back to the memory

Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

- On a write into a word, the data is **immediately transferred** into **cache** and the **memory**.

Write back

- On a write into a word, the data is **only changed in the cache**.
- On the corresponding cache line (entry), the **modified bit** is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is **invalidated**, the **data is written back** to the memory

Intel Core i7 caching

How works the Intel Core i7 caching hierarchy?

- Multiple caches with different sizes
- Von Neumann architecture with Harvard architecture ideas!

Intel Core i7 caching

How works the Intel Core i7 caching hierarchy?

- Multiple caches with different sizes
- Von Neumann architecture with Harvard architecture ideas!


Intel Core i7 caching

How works the Intel Core i7 caching hierarchy?

- Multiple caches with different sizes
- Von Neumann architecture with Harvard architecture ideas!

Cache example Intel Core i7

Intel Core i7 7700K:



[simplified schematic view for 1 core]

- Split cache: separate cache for data (D) and instructions (I)
- Cache hierarchy with different sizes: L1, L2, and L3
- Cache line width 64 bytes

[More infos on cache hierarchy behaviour]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles

[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Cache example Intel Core i7


Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)

■ Cache hierarchy with different sizes: L1, L2, and L3

■ Cache line width 64 bytes

[More infos on cache hierarchy behaviour]



[simplified schematic view for 1 core]

Cache latency:

■ L1(D): 4 cycles

■ L1(I): 5 cycles

■ L2 : 12 cycles

■ L3 : 38 cycles

[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Cache example Intel Core i7

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache **hierarchy** with different sizes: L1, L2, and L3


■ Cache line width 64 bytes

[More infos on cache hierarchy behaviour]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles

[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]




[simplified schematic view for 1 core]

Cache example Intel Core i7

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache **hierarchy** with different sizes: L1, L2, and L3
- Cache **line** width 64 bytes

[More infos on cache hierarchy behaviour]



[simplified schematic view for 1 core]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles


[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Cache example Intel Core i7

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache **hierarchy** with different sizes: L1, L2, and L3
- Cache **line** width 64 bytes

[More infos on cache hierarchy behaviour]



[simplified schematic view for 1 core]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles


[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Cache example Intel Core i7

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache **hierarchy** with different sizes: L1, L2, and L3
- Cache **line** width 64 bytes

[More infos on cache hierarchy behaviour]



[simplified schematic view for 1 core]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles


[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Cache example Intel Core i7

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache **hierarchy** with different sizes: L1, L2, and L3
- Cache **line** width 64 bytes

[More infos on cache hierarchy behaviour]



[simplified schematic view for 1 core]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles


[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Cache example Intel Core i7

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache **hierarchy** with different sizes: L1, L2, and L3
- Cache **line** width 64 bytes

[More infos on cache hierarchy behaviour]



[simplified schematic view for 1 core]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles


[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Cache example Intel Core i7

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache **hierarchy** with different sizes: L1, L2, and L3
- Cache **line** width 64 bytes

[More infos on cache hierarchy behaviour]



[simplified schematic view for 1 core]

Cache latency:

- L1(D): 4 cycles
- L1(I): 5 cycles
- L2 : 12 cycles
- L3 : 38 cycles

[source: <https://www.7-cpu.com/cpu/www.7-cpu.com>]

Memory protection

How to protect the memory?

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- Privileged software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]



Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection unit

A **memory protection unit** (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- **Privileged** software can define the **memory regions** and its **attributes**.
- If an **access violation** is detected by the MPU a **fault exception** is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A **MPU** can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]

Memory protection

Memory protection with virtual memory and the MMU

For each page the following information is saved

- R/W = read/write
- RO = read only
- EO = execute only
- U/S = user/supervisor

This is a basis for memory protection.

A **process** can only access memory through the virtual memory mechanism (MMU) and can therefore **only access memory assigned** by the OS

Memory protection

Memory protection with virtual memory and the MMU

For each page the following information is saved

- R/W = read/write
- RO = read only
- EO = execute only
- U/S = user/supervisor

This is a basis for memory protection.

A **process** can only access memory through the virtual memory mechanism (MMU) and can therefore **only access memory assigned by the OS**.

Memory protection

Memory protection with virtual memory and the MMU

For each page the following information is saved

- R/W = read/write
- RO = read only
- EO = execute only
- U/S = user/supervisor

This is a basis for memory protection.

A **process** can only access memory through the virtual memory mechanism (MMU) and can therefore **only access memory assigned by the OS**.

Memory protection

Memory protection with virtual memory and the MMU

For each page the following information is saved


- R/W = read/write
- RO = read only
- EO = execute only
- U/S = user/supervisor

This is a basis for memory protection.

A **process** can only access memory through the virtual memory mechanism (MMU) and **can** therefore **only access memory assigned** by the OS.

Memory protection

Intel and AMD x86/64 protection




[source: Is hardware the black hole of computing?]



Memory protection

Intel and AMD x86/64 protection




Privilege rings

- **Ring 3:** User processes: memory management and I/O access only through Ring 0 kernel possible.
- Ring 1,2: Device drivers (usually unused)
- Ring 0: Supervisor mode: OS kernel
- Ring -1: Hypervisor mode
- Ring -2: System management mode (power management) + firmware (UEFI)
- Ring -3: Manageability engine: remote access, turn computer on/off (MINIX 3)

[source: Is hardware the black hole of computing?]


Memory protection

Intel and AMD x86/64 protection



Privilege rings

Least privileged



Most privileged


- **Ring 3:** User processes: memory management and I/O access only through Ring 0 kernel possible.
- **Ring 1,2:** Device drivers (usually unused)
- **Ring 0:** Supervisor mode: OS kernel
- **Ring -1:** Hypervisor mode
- **Ring -2:** System management mode (power management) + firmware (UEFI)
- **Ring -3:** Manageability engine: remote access, turn computer on/off (MINIX 3)

[source: Is hardware the black hole of computing?]




Memory protection

Intel and AMD x86/64 protection



Privilege rings

Least privileged



Most privileged


- **Ring 3:** User processes: memory management and I/O access only through Ring 0 kernel possible.
- **Ring 1,2:** Device drivers (usually unused)
- **Ring 0:** Supervisor mode: OS kernel
- **Ring -1:** Hypervisor mode
- **Ring -2:** System management mode (power management) + firmware (UEFI)
- **Ring -3:** Manageability engine: remote access, turn computer on/off (MINIX 3)

[source: Is hardware the black hole of computing?]




Memory protection

Intel and AMD x86/64 protection



Privilege rings

Least privileged



Most privileged


- **Ring 3:** User processes: memory management and I/O access only through Ring 0 kernel possible.
- **Ring 1,2:** Device drivers (usually unused)
- **Ring 0:** Supervisor mode: OS kernel
- **Ring -1:** Hypervisor mode
- **Ring -2:** System management mode (power management) + firmware (UEFI)
- **Ring -3:** Manageability engine: remote access, turn computer on/off (MINIX 3)

[source: Is hardware the black hole of computing?]




Memory protection

Intel and AMD x86/64 protection



Privilege rings

Least privileged




Most privileged

- **Ring 3:** User processes: memory management and I/O access only through Ring 0 kernel possible.
- **Ring 1,2:** Device drivers (usually unused)
- **Ring 0:** Supervisor mode: OS kernel
- **Ring -1:** Hypervisor mode
- **Ring -2:** System management mode (power management) + firmware (UEFI)
- **Ring -3:** Manageability engine: remote access, turn computer on/off (MINIX 3)

[source: Is hardware the black hole of computing?]


Memory protection

Intel and AMD x86/64 protection



Privilege rings

Least privileged



Most privileged

- **Ring 3:** User processes: memory management and I/O access only through Ring 0 kernel possible.
- **Ring 1,2:** Device drivers (usually unused)
- **Ring 0:** Supervisor mode: OS kernel
- **Ring -1:** Hypervisor mode
- **Ring -2:** System management mode (power management) + firmware (UEFI)
- **Ring -3:** Manageability engine: remote access, turn computer on/off (MINIX 3)

[source: Is hardware the black hole of computing?]



Summary and outlook

Summary

- Memory hierarchy
- Associative memory
- Translation lookaside buffer
- Cache
- Memory protection

Outlook

- Bus and I/O

Summary and outlook

Summary

- Memory hierarchy
- Associative memory
- Translation lookaside buffer
- Cache
- Memory protection

Outlook

- Bus and I/O