Prof. Dr. Florian Künzner


CA 12 – Bus and I/O 1

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier



Computer Science







Goal

CA::Bus and I/O

- Bus systems
- F-Bus
- Basic bus cycles
- Program sequence and bus cycles
- Access I/O devices



Intro

Which bus systems do you know?

Computer Science




Intro

A bus is a communication system inside the computer that

transfers data between components.

It contains:

- Wires:
 - Parallel connection: N parallel wires
 - Bit serial connection: 2 (or more) wires
- Protocol:
 - Rules about the meaning of signals
 - Definition of the chronological order of the signals



[source: wikipedia.org]

CAMPUS Rosenheim **Computer Science**

F-Bus: Intro

The bus considered here is a fictional bus:

- Fictional bus or
- Fantasy bus

It is a realistic mixture of the VME bus and the PCI bus.

VME bus

The VME bus (Versa Module Europe) is a powerful 32- or 64-bit bus and open. The VME bus is widely used in technical applications because it is also superior to PC buses in terms of its design (vibration, resistance, etc.).


PCI bus

The PCI bus (Peripheral Component Interconnect) from Intel is an important bus for PCs. It is increasingly being replaced by PCl Express (PCle).

Computer Science



F-Bus: Universal bus overview



Details

- Universal bus: all components are connected via the same bus system
- F-Bus: all components are mapped to fixed addresses

Computer Science



F-Bus: Properties

Properties


- 32 bit bus (32 bit addresses, 32 bit words)
- Asynchronous (unclocked: requires handshake for data flow control)
- Universal bus (allows different types of HW)
- Multiplex lines (sends multiple signals over the same line)
- Memory mapped I/O (access HW via memory addresses)
- Multimaster capability (with decentralised DMA control)
- Central arbitration and interrupt prioritisation (+ daisy chaining)

Alternatives to these special characteristics will be discussed later.

Computer Science



F-Bus: Participants



A bus component is the master:

(we start with the CPU as the master)

- Starts the bus cycle
- Is the chief on the bus

The communication partner is the slave:

- Responses if the master wants something
- Only sends signals after the master initiated a bus cycle
- (Can send interrupts—but we consider this later...)

F-Bus



F-Bus: Signal lines

Signal line Description

various Supply voltage(s), ground, ...

DCOK DC power ok

POK Power ok

INIT Initialize (reset)

ADL00

Address data lines (ADL), are used for the transmission of addresses and data in ADL..

time-division multiplex mode; 32-bit bus ADL31

FRAME Start of a bus frame

MSTRRDY Master is ready

REPLAY Slave replay

WRITE Write bus cycle

LOCK Bus lock

BURST Burst cycle

Computer Science



F-Bus: Interrupt and system vectors

Number 0	Address (hex) 0x00000000	Address (dec)	Description Reset
2	0x0000008	8	Bus error
3	0x000000C	12	Address error
4	0x0000010	16	Illegal instruction
5	0x0000014	20	Division by zero
24	0x00000060	96	Power fail
32	08000000x0	128	TRAP #0
33	0x00000084	132	TRAP #1
47	0x000000BC	188	TRAP #15
48	0x000000C0	192	Parallel interface (FPI)
50	0x000000C8	200	Serial interface (FSI)
66	0x00000108	264	DMA disk
72	0x00000120	288	Realtime clock
6 B El 1 1/11	6 6 0000		0 0 11/0 1

Summary

CAMPUS Rosenheim

F-Bus

Computer Science



I/O memory layout F-Bus: **Description** Address (hex) Symbol Component

Control and status register 0xFF000000 FSI.CSR.

Transmit buffer **FSI** 0xFF000002 FSI.TBUF

0xFF000004 Receive buffer F-Bus serial interface FSI.RBUF

Configuration register 0xFF000006 FSI.CFR

0xFF000010 FDD.CSR Control and status register

0xFF000014 Disk address register high **FDD** FDD.DARH

Disk address register low F-Bus DMA disk 0xFF000018 FDD.DARL

Bus address register 0xFF00001C FDD.BAR

0xFF000020 FDD.BCR Byte count register

0xFF00EFF8 FPI.DRCSR Control and status register

OxFF00EFFA FPI.DROUT **FPI** Data out

OxFF00EFFC FPI.DRIN Data in F-Bus parallel interface

0xFF00F110 Control and status register **FRTC** FRTC.CSR

F-Bus realtime clock Buffer/preset register 0xFF00F112 FRTC.BPR

Prof. Dr. Florian Künzner, SoSe 2022


CA 12 - Bus and I/O 1

F-Bus

Computer Science



F-Bus: Memory layout



Properties

- Components are mapped to fixed addresses
- Everything is in the linear address space

CAMPUS Rosenheim **Computer Science**



F-Bus: Basic bus cycles

Supported basic bus cycles

- **Read**: read one word
- **Write**: write one word
- Atomic read/write: atomically read and write one word
- **Burst read** (or write): read multiple (b_{max}) words

Computer Science




Access I/O devices

Summary

F-Bus: Basic bus cycles

Basic bus cycles


Read:





F-Bus: Basic bus cycles

Write:




CAMPUS Rosenheim **Computer Science**



F-Bus: Basic bus cycles

Atomic read/write:




Computer Science



F-Bus: Basic bus cycles

Burst read:



Reads b_{max} words within one burst read cycle. In this lecture and in the exam we define $b_{max} = 4$.



CAMPUS Rosenheim **Computer Science**

Basic bus cycle protocols

Bus cycle protocols

- **Read**: read one word
- **Write**: write one word
- Atomic read/write: atomically read and write one word
- Burst read (or write): read multiple words


Program sequence and bus cycles

CAMPUS Rosenheim

Computer Science



Bus cycle protocol: read





Computer Science




Bus cycle protocol: write



Computer Science




Bus cycle protocol: atomic read/write



Computer Science

Bus cycle protocol: burst read



Prof. Dr. Florian Künzner, SoSe 2022

Reset FRAME signal





Relationship between program sequence and bus cycles

Instructions can lead to

- No bus cycle
- One bus cycle
- Many bus cycles

F-Bus

Computer Science



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD x, y; y = x + y

Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD

3 Ox..4: 2. Word: Address of x

4 Ox..8: 3. Word: Address of y

5 . . .

Resulting bus cycles

Nr. Cycle Comment

- 1 Read 1. Word: Code for ADD
- 2 Read 2. Word: Address of x
- 3 Read Operand x
- 4 Read 3. Word: Address of y
- 5 Read Operand y
- Result to y 6 Write

CAMPUS Rosenheim **Computer Science**



Example 2

Assumption: Cache + data/instruction is in the register

C code

```
1 y = x + y;
```

Assembler code

 $_{1}$ ADD R1, R2; R2 = R1 + R2

Resulting bus cycles

Nr. Cycle Comment

none


Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD

3 . . .

Computer Science

CAMPUS Rosenheim






Access I/O devices

Memory mapped vs isolated I/O

CAMPUS Rosenheim **Computer Science**



Memory mapped I/O (MMIO)



Memory addresses assigned for I/O transfer

Properties:


- Everything is mapped into one address space
- Addresses an I/O device just like ordinary memory
- Only a MOVE instruction is required for data transfer
- Almost all instructions used to manipulate the memory can be **used** for I/O devices
- Use of **fixed**. absolute addresses for the device registers

F-Bus

Computer Science



Isolated I/O



Properties:

- Two **separate address spaces**: for memory and I/O
- The I/O address space has its own addresses
- Requires special instructions for data transfer: e.g. IN and OUT
- The I/O addresses can't be used in the instructions used to manipulate the memory
- Also called port-mapped I/O (PMIO)

Computer Science



Memory mapped vs isolated I/O

	Memory mapped I/O	Isolated I/O
Address spaces	I/O registers in the memory ad	Separate address spaces for +
	dress space are addressed like	I/O and memory.
	normal memory cells.	
Addresses	Memory mapped I/O devices are	The addresses for the isolated
	treated as memory locations.	I/O devices are called ports .
Memory	Part of the address space is re-	Full memory address space us- +
	served for I/O registers.	able for memory.
Instructions	Almost any instruction for +	Special instructions such as IN -
	memory access can be used.	or OUT has to be used.
Protection	Access protection integrated into +	Separate access protection re-
	memory protection	quired "I/O Permission Bit Map",
		IOPL in EFLAGS.
Caching	Additional cache prevention -	No inadvertently caching possible +
	necessary	

F-Bus

Computer Science



Summary and outlook

Summary

- Bus systems
- F-Bus
- Bus cycles
- Program sequence and bus cycles
- Access I/O devices

Outlook

- I/O programming modes
- Interrupts
- DMA bus cycle
- FSI and FDD (DMA) programming example