




# Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science

## CA 12 – Bus and I/O 2

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

# Goal



# Goal

## CA::Bus and I/O

- I/O programming methods
- Programmed I/O
- Interrupts and interrupt driven I/O
- DMA
- FSI programming example
- FDD (DMA) programming example

# I/O programming methods

## Methods:

- Programmed I/O
  - Busy wait
  - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

## Difference:

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

# Programmed I/O (or single transfer)

## Idea:

The processor waits until an I/O operation has finished.

## Procedure:

- The processor **initiate** the **I/O data transfer**
- The **processor waits** (busy waiting or polling) until the data has been transferred
- The processor **proceeds** with another instruction

This is the simplest method to transfer I/O data between the process and a device.

## But:

The CPU has to do all the work and it is therefore **slow!**


We will see a programming example in the FSI chapter.

# Interrupts

How can a device on the bus **draw attention to itself** (e.g. data available, ready, ...)?


# F-Bus: Interrupt cycle

## Interrupt request:





# Bus cycle protocol: interrupt



There are 7 interrupt request lines <6:0>, corresponding to 7 priority levels. Each interrupt has its own interrupt vector.



# Interrupt driven I/O programming

## Idea:

The processor should not wait until an I/O operation has finished.

## Procedure:

- The processor **initiate** the **I/O data transfer**
- The processor **immediately proceeds** with another instruction
- After the **I/O data** are **available** in the device or the device is ready to receive new data, an **interrupt** is generated

## But:

One obvious drawback is that **one interrupt for each word** is necessary.

We will see a programming example in the FSI chapter.

# Questions?

All right?  $\Rightarrow$  

Question?  $\Rightarrow$   and use **chat**

or

**speak** *after* I  
ask you to

# FSI

## The F-Bus serial interface


### Disclaimer:

- For simplification without multiplexing of the N interfaces
- For simplification without any error handling
- For simplification without modem signals
- For simplification without "echo"



# FSI registers (1)

## FSI Control and status register (CSR)



**TRDY – Transmitter ready** (CPU to device)

Set by the HW when a character has been sent completely.

Is cleared by the hardware when writing TBUF register.

**TIE – Transmit interrupt enable**

If TIE is activated, an interrupt is generated if TRDY is set to 1.

**RRDY – Receiver ready** (device to CPU)

Set by the HW when a new character has been received completely.

Deleted from the HW when reading RBUF register.

**RIE – Receiver interrupt enable**

If RIE is activated, an interrupt is generated if RRDY is set to 1.

# FSI registers (2)

## FSI Transmit buffer register (TBUF)



The transmit character is sent from the CPU to the serial interface.

## FSI Receive buffer register (RBUF)



The receive character is sent from the serial interface to the CPU.

## FSI Configuration register (CFR)



Configuration of the serial interface: stop bits, data bits, parity, baud rate, ...

# FSI programming example – common

## FSI programming example – common definitions

```
1 #include <stdlib.h>
2 #include <stdbool.h>
3 #include <inttypes.h>
4
5 typedef volatile struct { //FSI interface
6     uint16_t CSR; //control and status register
7     uint16_t TBUF; //transmit buffer register
8     uint16_t RBUF; //receive buffer register
9     uint16_t CFR; //configuration register
10 } FsiStruct;
11
12 //FSI: FsiStruct is mapped to the memory position 0xFF000000
13 #define FSI (*(FsiStruct*)(0xFF000000))
14
15 #define TRDY (0B1000000000000000) //Mask for TRDY (or: 0x8000)
16 #define TIE (0B0100000000000000) //Mask for TIE (or: 0x4000)
17 #define RRDY (0B0000000010000000) //Mask for RRDY (or: 0x0080)
18 #define RIE (0B0000000001000000) //Mask for RIE (or: 0x0040)
19 //more defines...
```



# FSI programming example (1)

**Output of a character with busy waiting:** Programmed I/O with busy wait

```
21 int main(void) {  
22     char char_to_transmit = 'A';  
23  
24     while ((bool)(FSI.CSR & TRDY) == false) //wait until FSI is ready to  
25     {                                         //transmit data (CPU to device)  
26         //busy wait (do nothing)  
27     }  
28     FSI.TBUF = char_to_transmit;  
29  
30     return 0;  
31 }
```



# FSI programming example (2)

**Output of a character with polling:** Programmed I/O with polling

```
21 int main(void) {  
22     char char_to_transmit = 'A';  
23  
24     while(true) { //polling  
25         if((bool)(FSI.CSR & TRDY) == true){  
26             FSI.TBUF = char_to_transmit;  
27             //repeat with next character or break  
28         } else {  
29             //do something else...  
30         }  
31     }  
32  
33     return EXIT_SUCCESS;  
34 }
```





# FSI programming example (3)

**Input of a character with interrupt driven I/O:** Interrupt driven I/O

```
21 typedef void (*ISR_t)(void); //Function pointer for an ISR
22 //INTVECTOR: ISR_t is mapped to the memory position 0x000000C8
23 #define INTVECTOR (*((ISR_t*)(0x000000C8)))
24
25 char volatile received_char = ' ';
26 void ISR() { //interrupt service routine for received characters from FSI
27     received_char = FSI.RBUF;
28 }
29
30 int main(void) {
31     INTVECTOR = &ISR; //ISR address is set to INTVECTOR (address 0x000000C8)
32     FSI.CSR = FSI.CSR | RIE; //enable the receiver interrupt (RIE)
33
34     //The input is now done "automatically" via the ISR when the
35     //next character has been received completely.
36
37     //do something else...
38
39     return EXIT_SUCCESS;
40 }
```

# Questions?

All right?



Question?



and use **chat**

or

**speak** *after* I

ask you to

# Bus arbitration and prioritisation

## The arbiter (Schiedsrichter)

### Interrupt request

- If two or more bus devices generate interrupts
- The arbiter prioritises and decides which interrupt request is handled first

### Bus master request

- If two or more bus devices want to become bus master
- The arbiter prioritises and decides which bus device can become bus master first

### Memory request, ...

# DMA

Does the processor always have to be involved  
in data transfer on the bus?

# DMA - direct memory access

## Idea:

In addition to the CPU, other *smart* bus devices can also be allowed to **become temporarily bus master**.

## Condition:


- The **bus arbiter (CPU)** has to be asked whether it is possible that someone other can become bus master.
- **Only if the bus arbiter allows** it, then a DMA data transfer can happen.

## Cycle stealing:

- If someone other than the CPU is bus master
- Then the DMA interface **steals the CPU *possible* bus cycles**


# F-Bus: DMA cycle

## DMA cycle:





# Bus cycle protocol: DMA



# DMA programming

## Idea:

The **data transfer** runs **without** further actions by the **CPU**.

## Procedure:

- The processor **initiate** the DMA device interface with  
{Source, Destination, How much, IE | R/W | GO!}
- The processor **immediately proceeds** with another instruction
- The **DMA** devices **does all the work**
- After the DMA data transfer has **finished**, an **interrupt** is generated

## Pro:

Only one interrupt after the whole DMA data (block) transfer has been finished.

We will see a programming example in the FDD chapter.



# DMA: Command chaining

## Multiple DMA data transfers required?

### Command chaining:

- {Source, Destination, How much, IE | R/W | GO!}<sub>1</sub>
- {Source, Destination, How much, IE | R/W | GO!}<sub>2</sub>
- {Source, Destination, How much, IE | R/W | GO!}<sub>3</sub>
- ...

The DMA interface automatically executes the entire sequence of the individual DMA data (block) transfers.

# Questions?

All right?



Question?



and use **chat**

or


**speak** *after* I  
ask you to

# FDD

## The F-Bus DMA disk

# FDD registers (1)

## FDD Control and status register (CSR)



### RDY – Ready

Set by the HW when the operation has been finished.

### IE – Interrupt enable

If IE is activated, an interrupt is generated if RDY is set to 1.

### FCT – Function

Decimal value	Hex value	Bin value	Function
0	0x0	0000	Reset
1	0x1	0001	Write
2	0x2	0010	Read
...			
4	0x4	0100	Seek (positioning)
...			


### GO

If set to 1, then the DMA operation starts.

# FDD registers (2)

**Disk address:** The controller uses an **LBA** (logic block address) that is a linear address of blocks, instead of cylinder/head/sector. The LBA has **48 bits** (32 are not enough).

## FDD Disk address register HI (DARH)



Bits 32 to 47 of the LBA number.


## FDD Disk address register LO (DARL)



Bits 0 to 31 of the LBA number.


# FDD registers (3)

## FDD Bus address register (BAR)



Main memory address for transfer.

## FDD Byte count register (BCR)



Number of bytes to be transmitted.

# FDD programming example

Transmit 0x100 bytes from memory to disk.

## Addresses:

- Start address: 0x10000 (memory)
- LBA address: 0x1234 (disk)

# FDD programming example – common

## FDD programming example – common definitions

```
1 #include <stdlib.h>
2 #include <stdbool.h>
3 #include <inttypes.h>
4
5 typedef volatile struct { //FDD interface
6     uint32_t CSR; //control and status register
7     uint32_t DARH; //disk address register HI
8     uint32_t DARL; //disk address register LO
9     uint32_t BAR; //bus address register
10    uint32_t BCR; //byte count register
11 } FddStruct;
12
13 //FDD: FddStruct is mapped to the memory position 0xFF000010
14 #define FDD    (*((FddStruct*)(0xFF000010)))
15
16 #define GO      (0x01) //Mask for GO
17 #define IE      (0x40) //Mask for IE
18 #define WRITE (0x02) //Mask for WRITE
19 //more defines...
```





# FDD programming example (1)

## FDD programming example – DMA

```
21 typedef void (*ISR_t)(void); //Function pointer for an ISR
22 //INTVECTOR: ISR_t is mapped to the memory position 0x00000108
23 #define INTVECTOR (*((ISR_t*)(0x00000108)))
24
25 void ISR() { //interrupt service routine for the end of the transfer
26     //notify application that everything is transferred
27 }
28
29 int main(void) {
30     //In principle: {source, destination, how much, IE | R/W | GO}
31     INTVECTOR = &ISR; //ISR address is set to INTVECTOR (address 0x00000108)
32
33     //Configure DMA interface
34     FDD.BAR = 0x10000; //source memory address
35     FDD.DARH = 0x0;    //destination LBA address (bit 32 to 47)
36     FDD.DARL = 0x1234; //destination LBA address (bit 0 to 31)
37     FDD.BCR = 0x100;   //how much: number of bytes
38     FDD.CSR = 0x43;    //IE | WRITE | GO
39
40     //DMA transmits data now without CPU.
41     //At the end there is an interrupt!
42
43     return EXIT_SUCCESS;
44 }
```



# FDD programming example (2)

## FDD programming example – inside the OS

```
21 typedef void (*ISR_t)(void); //Function pointer for an ISR
22 //INTVECTOR: ISR_t is mapped to the memory position 0x00000108
23 #define INTVECTOR (*((ISR_t*)(0x00000108)))
24
25 void ISR_fdd_dma_transmitted(); //prototype
26
27 //-----
28 //Part of the glibc: system call interface (SVC) (very high level)
29
30 //Reads an array of count elements, each one with a size of size bytes,
31 //from the stream and stores them in the block of memory specified by ptr.
32 size_t fread(void* ptr, size_t size, size_t count, FILE* stream) {
33     INTVECTOR = &ISR_fdd_dma_transmitted; //ISR address is set to INTVECTOR
34     //Set registers of the FDD just like in the previous example.
35     P(transmit_ready);
36
37     return /*total amount of bytes read*/;
38 }
39
40 //-----
41 //Inside the OS kernel
42 void ISR_fdd_dma_transmitted(){
43     V(transmit_ready);
44 }
```

# Questions?

All right?  $\Rightarrow$  

Question?  $\Rightarrow$   and use **chat**

or

**speak** *after* I  
ask you to

# Summary and outlook

## Summary

- I/O programming methods
- Programmed I/O
- Interrupts and interrupt driven I/O
- DMA
- FSI programming example
- FDD (DMA) programming example

## Outlook

- GPUs
- Multiprocessing