

Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science

CA 12 – Bus and I/O 2


The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

Computer Science

Goal



Goal



Computer Science

Goal





- I/O programming methods
- Programmed I/O
- Interrupts and interrupt driven I/O
- DMA
- FSI programming example
- FDD (DMA) programming example



Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction,

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction,

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction,

Computer Science



I/O programming methods

Methods:

- Programmed I/O
 - Busy wait
 - Polling
- Interrupt driven I/O
- Direct memory access (DMA)

- Who initiates the data transfer
- Who performs the actual data transfer
- How is the completion of the data transfer detected
- How much data is transferred with one instruction

CAMPUS Rosenheim

Computer Science



Programmed I/O (or single transfer)

Idea:

The processor waits until an I/O operation has finished.

Procedure:

- The processor initiate the I/O data transfer
- The processor waits (busy waiting or polling) until the data has been transferred
- The processor proceeds with another instruction

This is the simplest method to transfer I/O data between the process and a device.

But:

The CPU has to do all the work and it is therefore **slow**

CAMPUS Rosenheim

Computer Science



Programmed I/O (or single transfer)

Idea:

The processor waits until an I/O operation has finished.

Procedure:

- The processor initiate the I/O data transfer
- The **processor waits** (busy waiting or polling) until the data has been transferred
- The processor proceeds with another instruction

This is the simplest method to transfer I/O data between the process and a device.

But:

The CPU has to do all the work and it is therefore **slow**

CAMPUS Rosenheim

Computer Science



Programmed I/O (or single transfer)

Idea:

The processor waits until an I/O operation has finished.

Procedure:

- The processor **initiate** the **I/O** data **transfer**
- The **processor waits** (busy waiting or polling) until the data has been transferred
- The processor proceeds with another instruction

This is the simplest method to transfer I/O data between the process and a device.

But:

The CPU has to do all the work and it is therefore **slow**

CAMPUS Rosenheim

Computer Science



Programmed I/O (or single transfer)

Idea:

The processor waits until an I/O operation has finished.

Procedure:

- The processor **initiate** the **I/O** data **transfer**
- The **processor waits** (busy waiting or polling) until the data has been transferred
- The processor proceeds with another instruction

This is the simplest method to transfer I/O data between the process and a device.

But:

The CPU has to do all the work and it is therefore **slow**!

CAMPUS Rosenheim

Computer Science



Programmed I/O (or single transfer)

Idea:

The processor waits until an I/O operation has finished.

Procedure:

- The processor **initiate** the **I/O** data **transfer**
- The **processor waits** (busy waiting or polling) until the data has been transferred
- The processor **proceeds** with another instruction

This is the simplest method to transfer I/O data between the process and a device.

But:

The CPU has to do all the work and it is therefore **slow**



CAMPUS Rosenheim

Computer Science



Programmed I/O (or single transfer)

Idea:

The processor waits until an I/O operation has finished.

Procedure:

- The processor **initiate** the **I/O** data **transfer**
- The **processor waits** (busy waiting or polling) until the data has been transferred
- The processor **proceeds** with another instruction

This is the simplest method to transfer I/O data between the process and a device.

But:

The CPU has to do all the work and it is therefore **slow**

CAMPUS Rosenheim

Computer Science



Programmed I/O (or single transfer)

Idea:

The processor waits until an I/O operation has finished.

Procedure:

- The processor **initiate** the **I/O** data **transfer**
- The **processor waits** (busy waiting or polling) until the data has been transferred
- The processor **proceeds** with another instruction

This is the simplest method to transfer I/O data between the process and a device.

But:

The CPU has to do all the work and it is therefore slow!

CAMPUS Rosenheim Computer Science

Technische Hochschule Rosenheim Technical University of Applied Sciences


Interrupts

How can a device on the bus **draw attention to itself** (e.g. data available, ready, ...)?

CAMPUS Rosenheim Computer Science




F-Bus: Interrupt cycle



Computer Science




Bus cycle protocol: interrupt



Computer Science




Bus cycle protocol: interrupt



Computer Science




Bus cycle protocol: interrupt



Computer Science




Bus cycle protocol: interrupt



Computer Science




Bus cycle protocol: interrupt



Computer Science




Bus cycle protocol: interrupt



Computer Science



Bus cycle protocol: interrupt



CAMPUS Rosenheim

Computer Science



Interrupt driven I/O programming

Idea:

The processor should not wait until an I/O operation has finished.

Procedure:

- The processor initiate the I/O data transfer
- The processor immediately proceeds with another instruction
- After the I/O data are available in the device or the device is ready to receive new data, an interrupt is generated

But:

One obvious drawback is that one interrupt for each word is necessary.

CAMPUS Rosenheim Computer Science



Interrupt driven I/O programming

Idea:

The processor should not wait until an I/O operation has finished.

Procedure:

- The processor **initiate** the **I/O** data **transfer**
- The processor immediately proceeds with another instruction
- After the **I/O** data are **available** in the device or the device is ready to receive new data, an **interrupt** is generated

But:

One obvious drawback is that one interrupt for each word is necessary.

CAMPUS Rosenheim Computer Science



Interrupt driven I/O programming

Idea:

The processor should not wait until an I/O operation has finished.

Procedure:

- The processor **initiate** the **I/O** data **transfer**
- The processor immediately proceeds with another instruction
- After the **I/O** data are **available** in the device or the device is ready to receive new data, an **interrupt** is generated

But:

One obvious drawback is that **one interrupt for each word** is necessary.

CAMPUS Rosenheim Computer Science

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after I ask you to

CAMPUS Rosenheim Computer Science





FSI

The F-Bus serial interface

Disclaimer:

- For simplification without multiplexing of the N interfaces
- For simplification without any error handling
- For simplification without modem signals
- For simplification without "echo"


I/O programming methods Interrupts Programmed I/O FSI Summary

CAMPUS Rosenheim

Computer Science



FSI registers (1)




Prof. Dr. Florian Künzner, SoSe 2021

CAMPUS Rosenheim

Computer Science



FSI registers (1)



TRDY - Transmitter ready (CPU to device)

Set by the HW when a character has been sent completely.

Is cleared by the hardware when writing TBUF register.

TIE - Transmit interrupt enable

If TIE is activated, an interrupt is generated if TRDY is set to 1.

RRDY - Receiver ready (device to CPU)

Set by the HW when a new character has been received completely.

Deleted from the HW when reading RBUF register.

RIE - Receiver interrupt enable

If RIE is activated, an interrupt is generated if RRDY is set to 1.

Prof. Dr. Florian Künzner, SoSe 2021

CA 12 – Bus and I/O 2

Slide 12 of 36


Interrupts I/O programming methods Programmed I/O FSI Summary

CAMPUS Rosenheim

Computer Science



FSI registers (1)



TRDY - Transmitter ready (CPU to device)

Set by the HW when a character has been sent completely.

Is cleared by the hardware when writing TBUF register.


TIE – Transmit interrupt enable

If TIE is activated, an interrupt is generated if TRDY is set to 1.

Computer Science



FSI registers (1)



TRDY - Transmitter ready (CPU to device)

Set by the HW when a character has been sent completely.

Is cleared by the hardware when writing TBUF register.

TIE - Transmit interrupt enable

If TIE is activated, an interrupt is generated if TRDY is set to 1.

RRDY - Receiver ready (device to CPU)

Set by the HW when a new character has been received completely.

Deleted from the HW when reading RBUF register.


RIE - Receiver interrupt enable

CAMPUS Rosenheim

Computer Science



FSI registers (1)



TRDY - Transmitter ready (CPU to device)

Set by the HW when a character has been sent completely.

Is cleared by the hardware when writing TBUF register.

TIE - Transmit interrupt enable

If TIE is activated, an interrupt is generated if TRDY is set to 1.

RRDY - Receiver ready (device to CPU)

Set by the HW when a new character has been received completely.

Deleted from the HW when reading RBUF register.

RIE – Receiver interrupt enable

If RIE is activated, an interrupt is generated if RRDY is set to 1.

Prof. Dr. Florian Künzner, SoSe 2021


CA 12 – Bus and I/O 2

Computer Science



FSI registers (2)

FSI Transmit buffer register (TBUF)



The transmit character is sent from the CPU to the serial interface.

Computer Science



FSI registers (2)



The transmit character is sent from the CPU to the serial interface.



The receive character is sent from the serial interface to the CPU.

Computer Science



FSI registers (2)



The transmit character is sent from the CPU to the serial interface.



The receive character is sent from the serial interface to the CPU.



Configuration of the serial interface: stop bits, data bits, parity, baud rate, ...

I/O programming methods Programmed I/O Interrupts FSI Bus arbiter DMA FDD Summary

CAMPUS Rosenheim

Computer Science



FSI programming example – common

FSI programming example – common definitions

```
#include <stdlib.h>
  #include <stdbool.h>
  #include <inttypes.h>
  typedef volatile struct { //FSI interface
      uint16_t CSR; //control and status register
      uint16_t TBUF; //transmit buffer register
      uint16_t RBUF; //receive buffer register
      uint16_t CFR; //configuration register
  } FsiStruct;
12 //FSI: FsiStruct is mapped to the memory position 0xFF000000
  #define FSI (*((FsiStruct*)(0xFF000000)))
                                                  7 Fl. (SP = 1
14
15 #define TRDY (OB10000000000000) //Mask for TRDY (or: 0x8000)
  #define TIE (0B01000000000000) //Mask for TIE
17 #define RRDY (OB000000010000000) //Mask for RRDY (or: 0x0080)
18 #define RIE
                (0B000000001000000) //Mask for RIE (or: 0x0040)
19 //more defines...
```

Computer Science



FSI programming example (1)

Output of a character with busy waiting: Programmed I/O with busy wait

```
int main(void) {
       char char to transmit = 'A';
22
23
       while ((bool)(FSI.CSR & TRDY) == false) //wait until FSI is ready to
24
                                                  //transmit data (CPU to device)
25
           //busy wait (do nothing)
26
27
       FSI.TBUF = char to transmit;
28
29
       return 0;
30
31
```

Computer Science



FSI programming example (2)

Output of a character with polling: Programmed I/O with polling

```
int main(void) {
       char char to transmit = 'A';
23
       while(true) { //polling
24
           if((bool)(FSI.CSR & TRDY) == true){
25
               FSI.TBUF = char to transmit;
26
               //repeat with next character or break
27
           } else {
28
               //do something else...
29
30
       return EXIT SUCCESS;
33
34
```

Computer Science



FSI programming example (3)

```
Input of a character with interrupt driven I/O: Interrupt driven I/O
21 typedef void (*ISR t)(void); //Function pointer for an ISR
22 //INTVECTOR: ISR_t is mapped to the memory position 0x000000C8
  #define INTVECTOR (*((ISR_t*)(0x000000C8)))
25 char volatile received char = '';
  void ISR() { //interrupt service routine for received characters from FSI
       received char = FSI.RBUF;
27
28 }
29
  int main(void) {
      INTVECTOR = &ISR; //ISR address is set to INTVECTOR (address 0x000000C8)
31
      FSI.CSR = FSI.CSR | RIE; //enable the receiver interrupt (RIE)
32
33
      //The input is now done "automatically" via the ISR when the
34
       //next character has been received completely.
35
36
      //do something else...
37
38
      return EXIT SUCCESS;
```

39

CAMPUS Rosenheim Computer Science

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after I ask you to

CAMPUS Rosenheim

Computer Science



Bus arbitration and prioritisation

The arbiter (Schiedsrichter)

Interrupt request

- If two ore more bus devices generates interrupts
- The arbiter prioritises and decides which interrupt request is handled first

Bus master request

- If two ore more bus devices wants to become bus master
- The arbiter prioritises and decides which bus device can become bus master first

I/O programming methods Programmed I/O Interrupts FSI Bus arbiter DMA FDD Summary

CAMPUS Rosenheim

Computer Science



Bus arbitration and prioritisation

The arbiter (Schiedsrichter)

Interrupt request

- If two ore more bus devices generates interrupts
- The arbiter prioritises and decides which interrupt request is handled first

Bus master request

- If two ore more bus devices wants to become bus master
- The arbiter prioritises and decides which bus device can become bus master first

Computer Science



Bus arbitration and prioritisation

The arbiter (Schiedsrichter)

Interrupt request

- If two ore more bus devices generates interrupts
- The arbiter prioritises and decides which interrupt request is handled first

Bus master request

- If two ore more bus devices wants to become bus master
- The arbiter prioritises and decides which bus device can become bus master first

Computer Science



Bus arbitration and prioritisation

The arbiter (Schiedsrichter)

Interrupt request

- If two ore more bus devices generates interrupts
- The arbiter prioritises and decides which interrupt request is handled first

Bus master request

- If two ore more bus devices wants to become bus master
- The arbiter prioritises and decides which bus device can become bus master first

CAMPUS Rosenheim Computer Science



DMA

Does the processor always have to be involved in data transfer on the bus?

Programmed I/O

CAMPUS Rosenheim





Summary





DMA - direct memory access

Idea:

In addition to the CPU, other *smart* bus devices can also be allowed to **become** temporarily bus master.

I/O programming methods Programmed I/O Interrupts FSI Bus arbiter DMA FDD Summary

CAMPUS Rosenheim Computer Science



DMA - direct memory access

Idea:

In addition to the CPU, other *smart* bus devices can also be allowed to **become temporarily bus master**.

Condition:

- The **bus arbiter (CPU)** has to be asked whether it is possible that someone other can become bus master.
- Only if the bus arbiter allows it, then a DMA data transfer can happen.

Cycle stealing:

- If someone other than the CPU is bus master
- Then the DMA interface steals the CPU possible bus cycles

CAMPUS Rosenheim Computer Science



DMA - direct memory access

Idea:

In addition to the CPU, other *smart* bus devices can also be allowed to **become temporarily bus master**.

Condition:

- The **bus** arbiter (CPU) has to be asked whether it is possible that someone other can become bus master.
- Only if the bus arbiter allows it, then a DMA data transfer can happen.

Cycle stealing:


- If someone other than the CPU is bus master
- Then the DMA interface steals the CPU possible bus cycles

Computer Science



F-Bus: DMA cycle


DMA cycle:



Computer Science




Bus cycle protocol: DMA



Computer Science



Bus cycle protocol: DMA



Computer Science




Bus cycle protocol: DMA

(2) Bus grant:

- Wait until shortly before the end of the currently running bus cycle
- Set BGNT <7:0>
- Do not create new bus cycles as long as the DMA cycle is running.

(4) End bus grant:

- Wait until the end of the DMA cycle before generating new bus cycles.
- (6) Continue with normal bus cycles
 - Reset BGNT <7:0>
 - Creation of new bus cycles is permitted again, also new bus request (BREQ) if required.




Computer Science



Bus cycle protocol: DMA

(2) Bus grant:

- Wait until shortly before the end of the currently running bus cycle
- Set BGNT <7:0>
- Do not create new bus cycles as long as the DMA cycle is running.



(potential)

- (3) Accept bus grant:
 - Read BGNT <7:0>
 - Wait until FRAME signal is reset



CAMPUS Rosenheim

Computer Science




Bus cycle protocol: DMA

(2) Bus grant:

- Wait until shortly before the end of the currently running bus cycle
- Set BGNT <7:0>
- Do not create new bus cycles as long as the DMA cycle is running.

(4) End bus grant:

- Wait until the end of the DMA cycle before generating new bus cycles.
- (6) Continue with normal bus cycles:
 - Reset BGNT <7:0>
 - Creation of new bus cycles is permitted again, also new bus request (BREQ) if required.



(potential)

- (3) Accept bus grant:
 - Read BGNT <7:0>
 - Wait until FRAME signal is reset

(5) DMA transfer:

- Execute normal bus cycles read, write, or burst
- If burst: repeat cycle b_{max} time
- At the end: Reset BRFQ <7.0>

(7) Interrupt handling:

- Possibly waiting time, before the same bus device creates a new bus request (BREQ).
- If everything is transferred: generate an interrupt.

CAMPUS Rosenheim

Computer Science




Bus cycle protocol: DMA

(2) Bus grant:

- Wait until shortly before the end of the currently running bus cycle
- Set BGNT <7:0>
- Do not create new bus cycles as long as the DMA cycle is running.

(4) End bus grant:

- Wait until the end of the DMA cycle before generating new bus cycles.
- (6) Continue with normal bus cycles:
 - Reset BGNT <7:0>
 - Creation of new bus cycles is permitted again, also new bus request (BREQ) if required.



(potential)

- (3) Accept bus grant:
 - Read BGNT <7:0>
 - Wait until FRAME signal is reset

(5) DMA transfer:

- Execute normal bus cycles: read, write, or burst
- If burst: repeat cycle b_{max} times
- At the end: Reset BREQ <7:0>

(7) Interrupt handling:

- Possibly waiting time, before the same bus device creates a new bus request (BREQ).
- If everything is transferred: generate an interrupt.

CAMPUS Rosenheim

Computer Science



Bus cycle protocol: DMA

(2) Bus grant:

- Wait until shortly before the end of the currently running bus cycle
- Set BGNT <7:0>
- Do not create new bus cycles as long as the DMA cycle is running.

(4) End bus grant:

- Wait until the end of the DMA cycle before generating new bus cycles.
- (6) Continue with normal bus cycles:

 - required.

(1) Bus request: Set BREQ <7:0>

(potential)

Bus master



- Read BGNT <7:0>
- Wait until FRAME signal is reset

(5) DMA transfer:

- Execute normal bus cycles: read, write, or burst
- If burst: repeat cycle b_{max} times
- At the end: Reset BREQ <7:0>

- Reset BGNT <7:0>
- Creation of new bus cycles is permitted again, also new bus request (BREQ) if

CAMPUS Rosenheim

Computer Science



Bus cycle protocol: DMA

(2) Bus grant:

- Wait until shortly before the end of the currently running bus cycle
- Set BGNT <7:0>
- Do not create new bus cycles as long as the DMA cycle is running.

(4) End bus grant:

- Wait until the end of the DMA cycle before generating new bus cycles.
- (6) Continue with normal bus cycles:

 - Creation of new bus cycles is permitted again, also new bus request (BREQ) if required.

Bus master (1) Bus request:

(potential)

- Set BREQ <7:0>
- (3) Accept bus grant:
 - Read BGNT <7:0>
 - Wait until FRAME signal is reset

(5) DMA transfer:

- Execute normal bus cycles: read, write, or burst
- If burst: repeat cycle b_{max} times
- At the end: Reset BREQ <7:0>

(7) Interrupt handling:

- Possibly waiting time, before the same bus device creates a new bus request (BREQ).
- If everything is transferred: generate an interrupt.

Computer Science



DMA programming

Idea:

The data transfer runs without further actions by the CPU.

Procedure:

- The processor **initiate** the DMA device interface with {Source, Destination, How much, IE | R/W | GO!}
- The processor immediately proceeds with another instruction
- The DMA devices does all the work
- After the DMA data transfer has finished, an interrupt is generated

Pro:

Only one interrupt after the whole DMA data (block) transfer has been finished.

We will see a programming example in the FDD chapter.

CAMPUS Rosenheim Computer Science



DMA programming

Idea:

The data transfer runs without further actions by the CPU.

Procedure:

- The processor **initiate** the DMA device interface with {Source, Destination, How much, IE | R/W | GO!} \leftarrow Primite
- The processor **immediately proceeds** with another instruction
- The **DMA** devices **does** all the work
- After the DMA data transfer has finished, an interrupt is generated

Pro:

Only one interrupt after the whole DMA data (block) transfer has been finished.

We will see a programming example in the FDD chapter.

CAMPUS Rosenheim Computer Science



DMA programming

Idea:

The data transfer runs without further actions by the CPU.

Procedure:

- The processor **initiate** the DMA device interface with {Source, Destination, How much, IE | R/W | GO!}
- The processor immediately proceeds with another instruction
- The **DMA** devices does all the work
- After the DMA data transfer has finished, an interrupt is generated

Pro:

Only one interrupt after the whole DMA data (block) transfer has been finished.

We will see a programming example in the FDD chapter.

Computer Science



DMA: Command chaining

Multiple DMA data transfers required?

Command chaining:

- {Source, Destination, How much, IE | R/W | GO!}₁
- {Source, Destination, How much, IE | R/W | GO!}₂
- {Source, Destination, How much, IE | R/W | GO!}₃
- ...

The DMA interface automatically executes the entire sequence of the individual DMA data (block) transfers.

CAMPUS Rosenheim Computer Science



DMA: Command chaining

Multiple DMA data transfers required?

Command chaining:

- {Source, Destination, How much, IE | R/W | GO!}₁
- {Source, Destination, How much, IE | R/W | GO!}₂
- {Source, Destination, How much, IE | R/W | GO!}₃

The DMA interface automatically executes the entire sequence of the individual DMA data (block) transfers.

CAMPUS Rosenheim Computer Science

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after I ask you to

CAMPUS Rosenheim Computer Science

FDD






CAMPUS Rosenheim

Computer Science



FDD registers (1)

FDD Control and status register (CSR)



RDY - Ready

Set by the HW when the operation has been finished.

IE – Interrupt enable

If IE is activated, an interrupt is generated if RDY is set to 1.

FCT — Function

GO


CAMPUS Rosenheim

Computer Science



FDD registers (1)

FDD Control and status register (CSR)



RDY - Ready

Set by the HW when the operation has been finished.

IE – Interrupt enable

If IE is activated, an interrupt is generated if RDY is set to 1.

FCT — Function

GO


CAMPUS Rosenheim

Computer Science



FDD registers (1)

FDD Control and status register (CSR)



RDY - Ready

Set by the HW when the operation has been finished.

IE – **Interrupt** enable

If IE is activated, an interrupt is generated if RDY is set to 1.

FCT — Function



GU


CAMPUS Rosenheim

Computer Science



FDD registers (1)

FDD Control and status register (CSR)



RDY - Ready

Set by the HW when the operation has been finished.

IE – **Interrupt** enable

If IE is activated, an interrupt is generated if RDY is set to 1.

FCT - Function

roi i diiction					
Decimal value	Hex value	Bin value	Function		
0	0×0	0000	Reset		
1	0×1	0001	Write		
2	0x2	0010	Read		
4	0x4	0100	Seek (positioning)		

GO


CAMPUS Rosenheim

Computer Science



FDD registers (1)

FDD Control and status register (CSR)



RDY - Ready

Set by the HW when the operation has been finished.

IE – **Interrupt** enable

If IE is activated, an interrupt is generated if RDY is set to 1.

FCT - Function

Decimal value	Hex value	Bin value	Function		
0	0x0	0000	Reset		
1	0×1	0001	Write		
2	0x2	0010	Read		
4	0×4	0100	Seek (positioning)		

GO

CAMPUS Rosenheim

Computer Science



FDD registers (2)

Disk address: The controller uses an **LBA** (logic block address) that is a linear address of blocks, instead of cylinder/head/sector. The LBA has **48 bits** (32 are not enough).

CAMPUS Rosenheim

Computer Science



FDD registers (2)

Disk address: The controller uses an **LBA** (logic block address) that is a linear address of blocks, instead of cylinder/head/sector. The LBA has **48 bits** (32 are not enough).



Bits 32 to 47 of the LBA number.

CAMPUS Rosenheim

Computer Science



FDD registers (2)

Disk address: The controller uses an **LBA** (logic block address) that is a linear address of blocks, instead of cylinder/head/sector. The LBA has **48 bits** (32 are not enough).



Bits 32 to 47 of the LBA number



Bits 0 to 31 of the LBA number.

CAMPUS Rosenheim

Computer Science



FDD registers (3)




Main memory address for transfer.

CAMPUS Rosenheim


Computer Science



FDD registers (3)



Main memory address for transfer.



Number of bytes to be transmitted.

CAMPUS Rosenheim Computer Science

CAMPUS Rosenheim



FDD programming example

Transmit 0x100 bytes from memory to disk.

Addresses:

- Start address: 0x10000 (memory)
- LBA address: 0x1234 (disk)

CAMPUS Rosenheim

Computer Science



FDD programming example - common

FDD programming example – common definitions

```
#include <stdlib.h>
  #include <stdbool.h>
  #include <inttypes.h>
  typedef volatile struct { //FDD interface
      uint32_t CSR; //control and status register
      uint32_t DARH; //disk address register HI
      uint32_t DARL; //disk address register LO
      uint32_t BAR; //bus address register
      uint32_t BCR; //byte count register
10
  } FddStruct;
13 //FDD: FddStruct is mapped to the memory position 0xFF000010
  #define FDD (*((FddStruct*)(0xFF000010)))
                                                  FOD.CSE =
15
16 #define GO (0x01) //Mask for GO
17 #define IE (0x40) //Mask for IE
18 #define WRITE (0x02) //Mask for WRITE
19 //more defines...
```

CAMPUS Rosenheim

Computer Science



FDD programming example (1)

FDD programming example – DMA 21 typedef void (*ISR_t)(void); //Function pointer for an ISR

```
22 //INTVECTOR: ISR t is mapped to the memory position 0x00000108
   #define INTVECTOR (*((ISR_t*)(0x00000108)))
24
25 void ISR() { //interrupt service routine for the end of the transfer
        //notify application that everything is transferred
26
27 }
28
   int main(void) {
        //In principle: {source, destination, how much, IE | R/W | GO}
30
        INTVECTOR = &ISR; //ISR address is set to INTVECTOR (address 0x00000108)
33
       //Configure DMA interface
34
        FDD.BAR = 0x10000; //source memory address
       FDD.DARH = 0x0; //destination LBA address (bit 32 to 47)
FDD.DARL = 0x1234; //destination LBA address (bit 0 to 31)
35
36
       FDD.BCR = 0x100; //how much: number of bytes
37
38
        FDD.CSR = 0x43; //IE | WRITE | GO
39
40
       //DMA transmits data now without CPU.
       //At the end there is an interrupt!
43
        return EXIT SUCCESS;
44 }
```

CAMPUS Rosenheim

Computer Science

24

26

33 34

35 36 37

39



FDD programming example (2)

FDD programming example – inside the OS 21 typedef void (*ISR_t)(void); //Function pointer for an ISR

```
22 //INTVECTOR: ISR t is mapped to the memory position 0x00000108
23 #define INTVECTOR (*((ISR_t*)(0x00000108)))
25 void ISR fdd dma transmitted(); //prototype
28 //Part of the glibc: system call interface (SVC) (very high level)
30 //Reads an array of count elements, each one with a size of size bytes,
31 //from the stream and stores them in the block of memory specified by ptr.
32 size_t fread(void* ptr, size_t size, size_t count, FILE* stream) {
       INTVECTOR = &ISR fdd dma transmitted; //ISR address is set to INTVECTOR
       //Set registers of the FDD just like in the previous example.
       P(transmit ready);
       return /*total amount of bytes read*/;
38 }
41 //Inside the OS kernel
42 void ISR fdd dma transmitted(){
       V(transmit ready);
43
44 }
```

CAMPUS Rosenheim Computer Science



Questions?

All right? \Rightarrow

Question? \Rightarrow

***** a

and use chat

speak after I ask you to

CAMPUS Rosenheim

Computer Science



Summary and outlook

Summary

- I/O programming methods
- Programmed I/O
- Interrupts and interrupt driven I/O
- DMA
- FSI programming example
- FDD (DMA) programming example

Outlook

- **GPUs**
- Multiprocessing

CAMPUS Rosenheim

Computer Science



Summary and outlook

Summary

- I/O programming methods
- Programmed I/O
- Interrupts and interrupt driven I/O
- DMA
- FSI programming example
- FDD (DMA) programming example

Outlook

- GPUs
- Multiprocessing