

Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science

CA 7 – Processor 3


The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

Computer Science

Goal



Goal





Modern CPU techniques

Why are modern (single core) processors so fast nowadays?




Goal

CA::Processor 3

- Pipelining
- Instruction scheduling
- Superscalar architecture
- VLIW
- Out-of-order memory access



Pipelining



Idea of pipelining:

- Splitting an instruction processing cycle into individual phases
- Processing of these phases in subsequent stations
- Instructions run through the individual steps
- Each step does a partial processing of an instruction
- Time overlap of instruction processing!

Pipelining is done in hardware!

Superscalarity

Pipelining



Pipelining - example

This is a very simplified (classical RISC) pipeline, since modern processors contain many more pipeline phases.

1. Fetch instruction		3. Execute instruction	4. Memory access	5. Save result into register		
INST1					t_1	
INST2	INST1				t_2	
INST3	INST2	INST1			<i>t</i> ₃	
INST4	INST3	INST2	INST1		t_4	
INST5	INST4	INST3	INST2	INST1	t_5	time
INST6	INST5	INST4	INST3	INST2	t_6	. <u></u>

Processing

- The processing of an instruction takes 5 clock cycles.
- On each clock cycle one instruction is started and one ends
- Without pipelining: Every 5 clock cycles, an instruction would be started and ended.



Pipelining - Problems

The execution of instructions in a pipeline is disturbed by:

- Jump instructions
- Interrupts
- Data dependencies (the next instruction requires data from the previous)

Special hardware is often available for this purpose, in order to **minimize the disruption of the pipeline** as much as possible:

- On conditional jumps: instructions for both alternatives are fetched and evaluated
- A kind of cache remembers which alternative from the past seems more likely (**branch prediction**)
- Try to avoid conditional jumps—instead use **conditional instructions** (e.g. CMOV, MOVCC)



Questions?

All right? \Rightarrow

Question? \Rightarrow

and use chat

speak after | ask you to



Instruction scheduling

Idea: The Compiler changes the order of the instructions

- Change the processing order of the instructions to maximize the pipeline utilisation
- Important: The semantics of the high-level language program remains intact (as-if rule).



Instruction scheduling - Example

Pipeline (with 4 phases):

Unscheduled:

Nr	Opcode	Operand	Comment	C code
1	LOAD	R7, (R30)	R7 = (R30)	
2	ADD	R7, R7, 1	R7 = R7+1	X++;
3	STORE	R7, (R30)	(R30) = R7	
4	LOAD	R8, (R31)	R8 = (R31)	
5	ADD	R8, R8, 4	R8 = R8+4	y += 4 ;
6	STORE	R8, (R31)	(R31) = R8	
7	CMP	R10, R6, R2	R10 = R6 < R2	if (R6 < R2)
8	BLT	R10, M	GOTO M if R10 < 0	GOTO M;

[source (with changes): Alsup: Motorola's 88000 Family Architecture, IEEE Micro, June 1990]

Fetch	Load	Execute	Save	
1				t_1
2	1			t_2
-	-	1		t ₃
-	-	-	1	t_4
3	2	-	-	t_5
_	-	2	-	t_6
-	-	-	2	t ₇
4	3	-	-	t ₈
5	4	3	-	t ₉
-	-	4	3	t_1
-	-	-	4	t_1
6	5	_	-	t_1
-	-	5	-	t_1
-	-	_	5	t_1
7	6	_	-	t_1
8	7	6	-	t_1
-	-	7	6	t_1
-	-	-	7	t_1
-	8	-	-	t_1
-	-	8	-	t_2
-	-	-	8	t_2
M				t_2

Total clock cycles: 21

Computer Science



Summary

Instruction scheduling - Example

Scheduled:

Nr	Opcode	Operand	Old order
1	LOAD	R7, (R30)	1
2	CMP	R10, R6, R2	7
3	LOAD	R8, (R31)	4
4	ADD	R7, R7, 1	2
5	ADD	R8, R8, 4	5
6	STORE	R7, (R30)	3
7	BLT	R10, M	8
8	STORE	R8, (R31)	6

[source (with changes): Alsup: Motorola's 88000 Family Architecture, IEEE Micro, June 1990]

Pipeline (with 4 phases):


Fetch	Load	Execute	Save
1			
2	1		
3	2	1	
4	3	2	1
5	4	3	2
-	-	4	3
6	5	-	4
7	6	5	-
8	7	6	5
-	8	7	6
-	-	8	7
-	-	-	8
M			

Total clock cycles: 12

Computer Science



Example: AMD Bobcat pipelining



[Source: AMD Bobcat & Bulldozer Hot Chips Presentations 2011, available on youtube, last access 6.3.2015;

Presentation: AMD Bobcat]

Computer Science



Questions?

All right? \Rightarrow




Question? \Rightarrow

and use chat

speak after | ask you to



Superscalar architecture



Superscalar architecture:


- The CPU provides several pipelines
- The pipelines may be specialised for integer or floating point operations
- The CPU loads **multiple instructions** at each clock cycle
- Everything is done automatically inside the CPU: programming model stays unchanged.

Computer Science



Example: AMD Bobcat superscalarity

Superscalarity



[Source: AMD Bobcat & Bulldozer Hot Chips Presentations 2011, available on youtube, last access 6.3.2015] Notice: AGU = address generation units, LAGU = AGU for loading operations, SAGU = AGU for storage operations

Computer Science



Questions?

All right? \Rightarrow

Question? \Rightarrow

and use chat


speak after | ask you to

Computer Science



VLIW - Very Long Instruction Word

Superscalarity



VLIW architecture:

- Parallel **operations are packed** into a very long instruction
- Packing is done by the compiler at compile time: programming model changed!
- The partial instructions of a VLIW must correspond to the functional units of the hardware.
- Its used by the **Intel Itanium** architecture (EPIC Explicitly parallel instruction computer)

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow

Question? \Rightarrow

*

and use chat

speak after I ask you to



Out-of-order memory access

Idea: The hardware (CPU) changes the order of the instructions: with the goal to better utilise the hardware

Details:

- Memory access (instruction) is **not** done in the specified order
- Some accesses are "too early" (e.g. speculative load)
- Some accesses are "too late" (e.g. posted writes)
- Attention: The semantics must be guaranteed!

Computer Science



Out-of-order memory access

In-order execution

- Fetch instruction
- **Load** operands (may take some cycles)
- **Execute** instruction by the appropriate functional unit
- **Save** the results into the register

Out-of-order execution

- **Fetch** instruction
- **Queue instruction** to an instruction queue (instruction buffer)
- **Load** operands: **Instructions wait** in the queue until its input operands are available (a instruction can leave the queue before an older instructions)
- **Execute** instruction by the appropriate functional unit
- Queue results
- Save the results into the register-only after all older instructions have their results saved to the register

Computer Science



Summary

Out-of-order memory access - Example

Any problems with that code?



Summary

Out-of-order memory access - Problem

Problem: Through asynchronous execution units (threads, processes, interrupts, ...), the out-of-order memory access can cause unpredictable behaviour in (concurrent programs, device drivers).

Prevent hardware from reordering

- Use of a **memory barrier**: a special hardware instruction (memory barrier, FENCE)
- Forces the completion of all outstanding (instructions) memory accesses

Prevent compiler from reordering (instruction scheduling)

- Use of the volatile keyword in C
- Forces the compiler to
 - not omit reads from and writes to volatile memory locations,
 - nor may it reorder read/writes relative to other such actions for the same volatile location
- Notice: The **volatile** keyword does not prevent the hardware to reorder instructions



Out-of-order memory access - Example

```
Core 1: (producer)
                                          Core 2: (consumer)
1 byte data[1000];
                                         byte data copy[1000];
volatile byte shared data[1000];
                                        2 volatile byte* shared data; //attach
3 volatile bool flag = false;
                                        3 volatile bool* flag;
                                                                      //attach
5 // shared data = data;
6 memcpy(shared_data, data, 1000);
7 __asm { memory barrier }
8 flag = true; //data ready
                                          while (flag != true) {} //busy wait
                                         __asm { memory_barrier }
                                         // data copy = shared data;
                                       12 memcpy(data_copy, shared_data, 1000);
```

- The use of **__asm** { memory_barrier } and **volatile** should fix the problem.
- **Best solution**: use of a **semaphore** or a monitor, then all this is already solved for you (by OS software).



Summary

Questions?

All right? \Rightarrow





and use chat


speak after I ask you to



Overview

Technique

How parallelisation of parts of an instruction reordering of instructions parallelisation on instruction level parallelisation on instruction level Out-of-order memory access reordering of instructions



Computer Science



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to



Summary and outlook

Summary

- Pipelining
- Instruction scheduling
- Superscalar architecture
- VLIW
- Out-of-order memory access

Outlook

Memory