

#### Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science


CA 8 – Memory 1

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

**Computer Science** 



### Goal



Summary

### Goal

Goal

### CA::Memory 1 - Hardware

- Memory types
- Memory chips
- Memory modules
- Modern memory modules



# Memory types

### RAM vs ROM

#### **RAM** - Random access memory

- For read and write access
- Usage: programs and data
- It is (usually) a volatile memory (data are lost when power is switched off)
- Very fast access time
- High power consumption
- Expensive

- For **read only** memory access
- Usage: firmware (BIOS, UEFI)
- It is a non-volatile memory (remembers the data even if power is switched off)
- Usually slower than RAM
- Low power consumption
- Cheaper than RAM
- Example: EPROM, EEPROM



# Memory types

### RAM vs ROM

#### RAM - Random access memory

- For **read and write** access
- Usage: programs and data
- It is (usually) a volatile memory (data are lost when power is switched off)
- Verv fast access time
- High power consumption
- Expensive

- For **read only** memory access
- Usage: firmware (BIOS, UEFI)
- It is a non-volatile memory (remembers the data even if power is switched off)
- Usually slower than RAM
- Low power consumption
- Cheaper than RAM
- Example: EPROM, EEPRON

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Memory types

### RAM vs ROM

#### RAM - Random access memory

- For **read and write** access
- Usage: programs and data
- It is (usually) a volatile memory (data are lost when power is switched off)
- Very fast access time
- High power consumption
- Expensive

- For **read only** memory access
- Usage: **firmware** (BIOS, UEFI)
- It is a non-volatile memory (remembers the data even if power is switched off)
- Usually **slower than RAM**
- Low power consumption
- Cheaper than RAM
- Example: EPROM, EEPROM

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Memory types

### RAM vs ROM

#### RAM - Random access memory

- For **read and write** access
- Usage: **programs and data**
- It is (usually) a volatile memory (data are lost when power is switched off)
- Very fast access time
- High power consumption
- Expensive

- For **read only** memory access
- Usage: **firmware** (BIOS, UEFI)
- It is a non-volatile memory (remembers the data even if power is switched off)
- Usually slower than RAM
- Low power consumption
- Cheaper than RAM
- Example: EPROM, EEPROM

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Memory types

### RAM vs ROM

#### RAM - Random access memory

- For **read and write** access
- Usage: programs and data
- It is (usually) a volatile memory (data are lost when power is switched off)
- Very fast access time
- High power consumption
- Expensive

#### ROM - Read only memory

- For **read only** memory access
- Usage: **firmware** (BIOS, UEFI)
- It is a non-volatile memory (remembers the data even if power is switched off)
- Usually slower than RAM
- Low power consumption
- Cheaper than RAM
- Example: EPROM, EEPROM

Summary



### RAM vs ROM

#### RAM - Random access memory

- For **read and write** access
- Usage: programs and data
- It is (usually) a volatile memory (data are lost when power is switched off)
- Very fast access time
- High power consumption
- Expensive

- For **read only** memory access
- Usage: **firmware** (BIOS, UEFI)
- It is a non-volatile memory (remembers the data even if power is switched off)
- Usually slower than RAM
- **Low power** consumption
- Cheaper than RAM
- Example: EPROM, EEPROM



### RAM vs ROM

#### **RAM** - Random access memory

- For **read and write** access
- Usage: programs and data
- It is (usually) a volatile memory (data are lost when power is switched off)
- Very fast access time
- **High power** consumption
- Expensive

- For **read only** memory access
- Usage: firmware (BIOS, UEFI)
- It is a non-volatile memory (remembers the data even if power is switched off)
- Usually slower than RAM
- **Low power** consumption
- Cheaper than RAM
- Example: EPROM, EEPROM





### RAM vs ROM

#### RAM - Random access memory

Bits and bytes

- For **read and write** access
- Usage: programs and data
- It is (usually) a **volatile** memory (data are lost when power is switched off)
- Very fast access time
- **High power** consumption
- **Expensive**

- For **read only** memory access
- Usage: **firmware** (BIOS, UEFI)
- It is a **non-volatile** memory (remembers the data even if power is switched off)
- Usually **slower than RAM**
- Low power consumption
- **Cheaper** than RAM
- Example: EPROM, EEPROM

Goal Memory types Bits and bytes Memory chips Memory modules Summary

#### CAMPUS Rosenheim Computer Science

# Technische Hochschule Rosenheim Technical University of Applied Sciences

# Memory types

### It's all about RAM!

Goal Memory types Bits and bytes Memory chips Memory modules Summary

#### CAMPUS Rosenheim Computer Science



# Memory types

### SRAM vs DRAM

**Property** 

SRAM - Static RAM



# Memory types

### SRAM vs DRAM

**Property** 

Construction

**SRAM** - Static RAM

Complex

**DRAM** - Dynamic RAM

+ Simple



**Computer Science** 



# Memory types

### SRAM vs DRAM

**Property** 

Construction

Realisation of a bit - 4..6 transistors

SRAM - Static RAM

- Complex

- + Simple
- + 1 transistor + 1 capacitor

Memory modules





# Memory types

### SRAM vs DRAM

#### **Property**

Construction

Realisation of a bit - 4..6 transistors

Speed

#### SRAM - Static RAM

- Complex
- + Faster

- + Simple
- + 1 transistor + 1 capacitor
- Slower



## Memory types

### SRAM vs DRAM

#### **Property**

Construction

Realisation of a bit - 4..6 transistors

Speed

Size (capacity)

#### SRAM - Static RAM

- Complex
- + Faster
- Small

- + Simple
- + 1 transistor + 1 capacitor
- Slower
- + Large



### **SRAM** vs **DRAM**

#### **Property**

Construction

Realisation of a bit

Speed

Size (capacity)

Cost

#### **SRAM** - Static RAM

- Complex
- 4..6 transistors
- + Faster
- Small
- Expensive

- + Simple
- + 1 transistor + 1 capacitor
- Slower
- + Large
- + Cheap



### SRAM vs DRAM

#### **Property**

Construction

Realisation of a bit

Speed

Size (capacity)

Cost

Used for

#### SRAM - Static RAM

- Complex
- 4..6 transistors
- + Faster
- Small
- Expensive

Cache memory

#### DRAM - Dynamic RAM

- + Simple
- + 1 transistor + 1 capacitor
- Slower
- + Large
- + Cheap

Main memory



### SRAM vs DRAM

#### **Property**

Construction

Realisation of a bit

Speed

Size (capacity)

Cost

Used for

Density

#### **SRAM** - Static RAM

- Complex
- 4..6 transistors
- + Faster
- Small
- Expensive

#### **Cache memory**

Less dense

#### **DRAM** - Dynamic RAM

- + Simple
- + 1 transistor + 1 capacitor
- Slower
- + Large
- + Cheap

Main memory

+ Highly dense



### SRAM vs DRAM

#### **Property**

Construction

Realisation of a bit

Speed

Size (capacity)

Cost

Used for

Density

Charge leakage

#### **SRAM** - Static RAM

- Complex
- 4..6 transistors
- + Faster
- Small
- Expensive

#### Cache memory

- Less dense
- + Not present

#### **DRAM** - Dynamic RAM

- + Simple
- + 1 transistor + 1 capacitor
- Slower
- + Large
- + Cheap

#### Main memory

- + Highly dense
- Present: refresh required



### SRAM vs DRAM

#### **Property**

Construction

Realisation of a bit - 4..6 transistors

Speed

Size (capacity)

Cost

Used for

Density

Charge leakage

Power consumption + Low

#### SRAM - Static RAM

- Complex
- + Faster
- Small
- Expensive

#### Cache memory

- Less dense
- + Not present

#### **DRAM** - Dynamic RAM

- + Simple
- + 1 transistor + 1 capacitor
- Slower
- + Large
- + Cheap

#### Main memory

- + Highly dense
- Present: refresh required
- High

Memory types Bits and bytes Memory chips Memory modules Summary

#### **CAMPUS** Rosenheim

Computer Science



# Orders of magnitudes for bits and bytes

**Bits:** 

Bits (decimal)					
Symbol	Power	Num bits	Name		
1 kbit	10 <sup>3</sup>	1.000	kilobit		
1 Mbit	10 <sup>6</sup>	1.000.000	megabit		
1 Gbit	10 <sup>9</sup>	1.000.000.000	gigabit		
1 Tbit	$10^{12}$	1.000.000.000.000	terabit		

Bits (binary)					
Symbol	Power	Num bits	Name		
1 Kibit	$2^{10}$	1.024	kibibit		
1 Mibit	$2^{20}$	1.048.576	mebibit		
1 Gibit	$2^{30}$	1.073.741.824	gibibit		
1 Tibit	$2^{40}$	1.099.511.627.776	tebibit		

Bytes:

Computer Science



# Orders of magnitudes for bits and bytes

**Bits:** 

Bits (decimal)					
Symbol	Power	Num bits	Name		
1 kbit	10 <sup>3</sup>	1.000	kilobit		
1 Mbit	10 <sup>6</sup>	1.000.000	megabit		
1 Gbit	10 <sup>9</sup>	1.000.000.000	gigabit		
1 Tbit	$10^{12}$	1.000.000.000.000	terabit		

Bits (binary)					
Symbol	Power	Num bits	Name		
1 Kibit	$2^{10}$	1.024	kibibit		
1 Mibit	$2^{20}$	1.048.576	mebibit		
1 Gibit	$2^{30}$	1.073.741.824	gibibit		
1 Tibit	$2^{40}$	1.099.511.627.776	tebibit		

**Bytes:** 

<b>J</b>					
Bytes (decimal)					
Symbol	Power	Num bytes	Name		
1 kB	10 <sup>3</sup>	1.000	Kilobyte		
1 MB	10 <sup>6</sup>	1.000.000	Megabyte		
1 GB	10 <sup>9</sup>	1.000.000.000	Gigabyte		
1 TB	$10^{12}$	1.000.000.000.000	Terabyte		

Bytes (binary)					
Symbol	Power	Num bytes	Name		
1 KiB	$2^{10}$	1.024	Kibibyte		
1 MiB	$2^{20}$	1.048.576	Mebibyte		
1 GiB	$2^{30}$	1.073.741.824	Gibibyte		
1 TiB	$2^{40}$	1.099.511.627.776	Tebibyte		

Summary

Memory types Bits and bytes Memory chips Memory modules Modern memory modules


#### **CAMPUS** Rosenheim

Computer Science



Summary

## Memory modules and chips - overview




**Computer Science** 

# Memory chips

**Arrangement of memory cells:** (within a memory chip) **Linear Arrangement:** 

Bits and bytes





Memory modules


#### **CAMPUS** Rosenheim

**Computer Science** 

# Memory chips

**Arrangement of memory cells:** (within a memory chip) **Linear Arrangement:** 

Bits and bytes



- To address 1-out-of- $2^n$  memory cells, naddress lanes are required.




Memory modules

#### **CAMPUS** Rosenheim

**Computer Science** 

# Memory chips

**Arrangement of memory cells:** (within a memory chip) **Linear Arrangement:** 



- To address 1-out-of- $2^n$  memory cells, naddress lanes are required.
- Problem: Address lanes are expensive (takes place on the chip)




Computer Science



# Memory chips


**Arrangement of memory cells:** (within a memory chip)

#### **Linear Arrangement:**



- To address 1-out-of-2<sup>n</sup> memory cells, *n* address lanes are required.
- Problem: Address lanes are expensive (takes place on the chip)

#### **Matrix Arrangement:**




- To address 1-out-of- $2^n$  memory cells, only n/2 address lanes are required.
- The address is usually transferred in two steps:



# Memory chips


**Arrangement of memory cells:** (within a memory chip)

#### **Linear Arrangement:**



- To address 1-out-of- $2^n$  memory cells, naddress lanes are required.
- Problem: Address lanes are expensive (takes place on the chip)

#### **Matrix Arrangement:**




- To address 1-out-of-2<sup>n</sup> memory cells, only n/2 address lanes are required.
- The address is usually transferred in two steps:



# Memory chips


**Arrangement of memory cells:** (within a memory chip)

#### **Linear Arrangement:**



- To address 1-out-of- $2^n$  memory cells, naddress lanes are required.
- Problem: Address lanes are expensive (takes place on the chip)

#### **Matrix Arrangement:**




- To address 1-out-of-2<sup>n</sup> memory cells, only n/2 address lanes are required.
- The address is usually transferred in two steps:
  - 1: Row address



# Memory chips


**Arrangement of memory cells:** (within a memory chip)

#### **Linear Arrangement:**



- To address 1-out-of- $2^n$  memory cells, n address lanes are required.
- Problem: Address lanes are expensive (takes place on the chip)

#### **Matrix Arrangement:**



- To address 1-out-of- $2^n$  memory cells, only n/2 address lanes are required.
- The address is usually transferred in two steps:
  - 1: Row address
  - 2: Column address

Only half the address lanes are required


Computer Science



# Memory chips


**Arrangement of memory cells:** (within a memory chip)

#### **Linear Arrangement:**



- To address 1-out-of-2<sup>n</sup> memory cells, *n* address lanes are required.
- Problem: Address lanes are expensive (takes place on the chip)

#### **Matrix Arrangement:**



- To address 1-out-of- $2^n$  memory cells, only n/2 address lanes are required.
- The address is usually transferred in two steps:
  - 1: Row address
  - 2: Column address
  - Only half the address lanes are required


Summary



Summary

# Memory chips

#### **Chip types:**



#### **Terminology: Description**


**T**ype Unit

Computer Science



# Memory chips

#### **Chip types:**



### Terminology:

Description

Type Unit


Chip with x mega that provides 1 bit per address  $\times M \times 1$  bit





# Memory chips

#### **Chip types:**



#### **Terminology:**

Description

Type Unit

Chip with x mega that provides 1 bit per address  $\times M \times 1$  bit Chip with x mega that provides 2 bit per address  $\times M \times 2$  2 bit

Unit


### **CAMPUS** Rosenheim

**Computer Science** 



# Memory chips

### **Chip types:**



### **Terminology:**

**Description** Type Chip with x mega that provides 1 bit per address  $\times M \times 1$  bit

Chip with x mega that provides 2 bit per address  $xM \times 2$  2 bit


Chip with x mega that provides 4 bit per address  $xM \times 4$  nibble

Computer Science



# Memory chips

### **Chip types:**



### **Terminology:**

**Description**Chip with x mega that provides 1 bit per address  $xM \times 1$  bit

Chip with x mega that provides 2 bit per address  $xM \times 2$  2 bit

Chip with x mega that provides 4 bit per address  $xM \times 4$  nibble

Chip with x mega that provides 8 bit per address  $xM \times 8$  byte



# Memory chips

### **Chip capacity:**


On these chips: K means Ki, M means Mi, G means Gi, ... xK/xM/xG denotes the number of chip cell rows inside the chip

# Chip capacity = xM x number of pins per chip

- 16M x 1: 16Mi x 1 = 16 Mibit => 16Mi/8 = 2 MiB
- 16M  $\times$  2: 16Mi  $\times$  2 = 32 Mibit => 32Mi/8 = 4 MiB
- $\blacksquare$  1G x 4: 1Gi x 4 = 4 Gibit => 4Gi/8 = 512 MiB
- $\blacksquare$  1G x 8: 1Gi x 8 = 8 Gibit => 8Gi/8 = 1 GiB

# CAMPUS Rosenheim Computer Science

# Memory chips





# **Chip capacity:**

On these chips: K means Ki, M means Mi, G means Gi, ... xK/xM/xG denotes the number of chip cell rows inside the chip

Chip capacity = xM x number of pins per chip

- 16M x 1: 16Mi x 1 = 16 Mibit => 16Mi/8 = 2 MiB
- 16M  $\times$  2: 16Mi  $\times$  2 = 32 Mibit => 32Mi/8 = 4 MiB
- $\blacksquare$  1G x 4: 1Gi x 4 = 4 Gibit => 4Gi/8 = 512 MiB
- $\blacksquare$  1G x 8: 1Gi x 8 = 8 Gibit => 8Gi/8 = 1 GiB

# 16Mi



# Memory chips

# **Chip capacity:**

On these chips: K means Ki, M means Mi, G means Gi, ... xK/xM/xG denotes the number of chip cell rows inside the chip

# Chip capacity $= xM \times number of pins per chip$

- $16M \times 1: 16Mi \times 1 = 16 \text{ Mibit} => 16Mi/8 =$ 2 MiB
- $16M \times 2$ :  $16Mi \times 2 = 32 \text{ Mibit} => 32Mi/8 = 4 \text{ MiB}$
- 1G x 4: = 4 Gibit = 4 GiVB = 05 GiB

#### **CAMPUS** Rosenheim **Computer Science**



# Memory chips

### **Chip capacity:**

On these chips: K means Ki, M means Mi, G means Gi, ... xK/xM/xG denotes the number of chip cell rows inside the chip

# Chip capacity $= xM \times number of pins per chip$

- $16M \times 1: 16Mi \times 1 = 16 \text{ Mibit} => 16Mi/8 =$ 2 MiB
- $16M \times 2$ :  $16Mi \times 2 = 32 Mibit => 32Mi/8 =$ 4 MiB
- $1G \times 4$ :  $1Gi \times 4 = 4 Gibit => 4Gi/8 = 512 MiB$

#### **CAMPUS** Rosenheim **Computer Science**



# Memory chips

### **Chip capacity:**

On these chips: K means Ki, M means Mi, G means Gi, ... xK/xM/xG denotes the number of chip cell rows inside the chip

### Chip capacity $= xM \times number of pins per chip$

- $16M \times 1: 16Mi \times 1 = 16 \text{ Mibit} => 16Mi/8 =$ 2 MiB
- $16M \times 2$ :  $16Mi \times 2 = 32 \text{ Mibit} => 32Mi/8 =$ 4 MiB
- $1G \times 4$ :  $1Gi \times 4 = 4 Gibit => 4Gi/8 = 512 MiB$
- $1G \times 8: 1Gi \times 8 = 8 Gibit => 8Gi/8 =$ 1 GiB



The memory chips on a memory module are usually arranged in a matrix layout.



[image source: samsung.com]

Memory address is divided into:

- Chip select address: for row (rank)
- Chip address (inside the chip)



The memory chips on a memory module are usually arranged in a matrix layout.



[image source: samsung.com]

Memory address is divided into:


- Chip select address: for row (rank)
- Chip address (inside the chip)

### **CAMPUS** Rosenheim

**Computer Science** 



# Memory modules - hardware layout



Data bus width = bits per chip \* num chips

**Address calculations:** 

Nr. Descriptions

Calc


Results

#### **CAMPUS** Rosenheim

**Computer Science** 



# Memory modules - hardware layout



Data bus width = bits per chip \* num chips

#### Address calculations:

Nr. Descriptions

(1) Number of bits to address the module capacity

Calc

log<sub>2</sub>(module capacity)

Results


number of bits

#### **CAMPUS** Rosenheim

**Computer Science** 



# Memory modules - hardware layout



Data bus width = bits per chip \* num chips

#### **Address calculations:**

#### Nr. Descriptions

- (1) Number of bits to address the module capacity
- (2) Number of address lanes/bits for chip select

#### Calc

log2(module capacity)
log2(num. rows)

#### Results


number of bits number of bits/address lanes

#### **CAMPUS** Rosenheim

**Computer Science** 



# Memory modules - hardware layout



Row capacity = Chip capacity \* num chips

Data bus width = bits per chip \* num chips

#### **Address calculations:**

#### Nr. Descriptions

- (1) Number of bits to address the module capacity
- (2) Number of address lanes/bits for chip select
- (3) Number of address lanes/bits for chip address

#### Calc

log<sub>2</sub>(module capacity) log<sub>2</sub>(num. rows) log<sub>2</sub>(num. chip cell rows)

#### Results


number of bits/address lanes number of bits/address lanes

#### **CAMPUS** Rosenheim

**Computer Science** 



# Memory modules - hardware layout Module capacity = row capacity \* number of rows



Row capacity = Chip capacity \* num chips

Data bus width = bits per chip \* num chips

#### **Address calculations:**

#### Nr. Descriptions

- (1) Number of bits to address the module capacity
- (2) Number of address lanes/bits for chip select
- (3) Number of address lanes/bits for chip address
- (4) Number of bits to address the bytes inside the word

#### Calc

 $log_2(\textit{module capacity})$ 

 $log_2(num. rows)$ 


log<sub>2</sub>(num. chip cell rows)

log<sub>2</sub>(num. bytes per word)

#### Results

number of bits/address lanes number of bits/address lanes number of bits

# Memory modules - hardware layout



Row capacity = Chip capacity \* num chips

Data bus width = bits per chip \* num chips

#### **Address calculations:**

#### Nr. Descriptions

- (1) Number of bits to address the module capacity
- (2) Number of address lanes/bits for chip select
- (3) Number of address lanes/bits for chip address
- (4) Number of bits to address the bytes inside the word

#### Calc

log<sub>2</sub> (module capacity)

log<sub>2</sub>(num. rows)

log<sub>2</sub>(num. chip cell rows)

log<sub>2</sub>(num. bytes per word)

#### Results

number of bits/address lanes number of bits/address lanes number of bits

#### Address calculation relationship:

Number of bits to address the module capacity:  $(1) = \sum_{i=2}^{4} (i) = (2) + (3) + (4)$ 

**Computer Science** 



# Memory modules - example

#### **Example:**


Design a memory module with: 2 GiB capacity and a 32 bit data bus width

Use chips of type 256M x 4 Module capacity = 100 - 2 = 200Addresses Row capacity = 256M x 4 128 mB . 8 =) 118 MB = 1076 MID = 1CiB Chip 256M x 4 select decoder Data bus width = 4 . 3 = 32 (4 byte)

#### **Address calculations:**

#### **Descriptions**

- (1)Number of bits to address the module capacity
- (2)Number of address lanes/bits for chip select
- (3)Number of address lanes/bits for chip address
- Number of bits to address the bytes inside the word  $Q_{opt}(4)$  orian Künzner. SoSe 2022 CA 8 Memory 1



**Computer Science** 



# Memory modules - example (solution)

#### Example:

- Design a memory module with: 2 GiB capacity and a 32 bit data bus width
- Use chips of type 256M x 4

Module capacity = 1 GiB row capacity \* 2 number of rows = 2 GiB Addresses Row capacity 256M x 4 = 128 MiB chip capacity 28 bit 256 Mi/2= \* 8 num chips 1 bit 128 MiB = 1 GiB 256M x 4 Chip select 256 Mi/2= decoder 128 MiB 128 MiB

Data bus width = 4 bits per chip \* 8 num chips = 32 bit (4 byte)

#### **Address calculations:**

#### Nr. Descriptions

- (1) Number of bits to address the module capacity
- (2) Number of address lanes/bits for chip select
- (3) Number of address lanes/bits for chip address
- (4) Number of bits to address the bytes inside the word

#### Calc

$$log_2(2 GiB = 2^{31})$$

 $log_2(2)$ 

$$log_2(256 Mi = 2^{28})$$

 $log_2(4bytes)$ 

#### Result

31 bits

1 lanes/bits

28 lanes/bits


2 bits

**Computer Science** 



# Memory modules - formats

**SIMM** (single inline memory module):




**Computer Science** 




# Memory modules - formats

**SIMM** (single inline memory module):



#### **SO-SIMM** (small outline SIMM):




### CAMPUS Rosenheim

**Computer Science** 




# Memory modules - formats


#### **SIMM** (single inline memory module):



#### **DIMM** (dual inline memory module):



#### **SO-SIMM** (small outline SIMM):




Computer Science




# Memory modules - formats

**SIMM** (single inline memory module):







#### SO-SIMM (small outline SIMM):







#### **SO-DIMM** (small outline DIMM):



#### CAMPUS Rosenheim Computer Science



# Memory modules - interleaving

#### **Problem:**

After a **memory cell** is read in a DRAM, the cell **needs to be refreshed** and this takes some time.

#### ldea:

Computer Science



# Memory modules - interleaving

#### **Problem:**

After a **memory cell** is read in a DRAM, the cell **needs to be refreshed** and this takes some time.

#### Idea:

- Reduces the problem of waiting until the refresh is complete
- Accelerates memory access in an effect similar to pipelining
- But due to the increased capacities of the individual chips, a memory module has only one or two chip rows. -> Solution:

Computer Science



# Memory modules - interleaving

#### **Problem:**

After a **memory cell** is read in a DRAM, the cell **needs to be refreshed** and this takes some time.

#### Idea:

- Reduces the problem of waiting until the refresh is complete
- Accelerates memory access in an effect similar to pipelining
- But due to the increased capacities of the individual chips, a memory module has only one or two chip rows. -> Solution:

Computer Science



# Memory modules - interleaving

#### **Problem:**

After a **memory cell** is read in a DRAM, the cell **needs to be refreshed** and this takes some time.

#### Idea:

- Reduces the problem of waiting until the refresh is complete
- Accelerates memory access in an effect similar to pipelining
- But due to the increased capacities of the individual chips, a memory module has only one or two chip rows. -> Solution:

# CAMPUS Rosenheim Computer Science



# Memory modules - interleaving

#### **Problem:**

After a **memory cell** is read in a DRAM, the cell **needs to be refreshed** and this takes some time.

#### Idea:

Distribute consecutive addresses evenly across the chip rows.

- Reduces the problem of waiting until the refresh is complete
- Accelerates memory access in an effect similar to pipelining
- But due to the increased capacities of the individual chips, a memory module has only one or two chip rows. -> Solution:

#### **SDRAM**

# **CAMPUS Rosenheim**Computer Science



# Modern memory modules

# Overview of various terms in the memory area



# **SDRAM:** synchronous **DRAM**

Bits and bytes



- Synchronous means there as a clock pulse

- Synchronous means there as a clock pulse
- Dynamic means there is a refresh necessary
- Memory is divided into several equally sized and independent banks: allows interleaving within chips
- Chips can accept new commands before finishing the previous one (for another bank).



- Synchronous means there as a clock pulse
- Dynamic means there is a refresh necessary
- Memory is divided into several equally sized and independent banks: allows interleaving within chips



- Synchronous means there as a clock pulse
- Dynamic means there is a refresh necessary
- Memory is divided into several equally sized and independent banks: allows interleaving within chips
- Chips can accept new commands before finishing the previous one (for another bank).

**Computer Science** 





# **ECC**: error checking and correction

Bits and bytes

# **ECC**

# ECC: error checking and correction

- ECC memory can detect and correct the most common kinds of internal data corruption
- Allows the detection and correction of single bit errors
- Some do also detect double bit errors
- Application area: Scientific and financial computing applications which operate on sensitive data

# **ECC**

# ECC: error checking and correction

- ECC memory can detect and correct the most common kinds of internal data corruption
- Allows the detection and correction of single bit errors
- Some do also detect double bit errors
- Application area: Scientific and financial computing applications which operate on sensitive data

# **ECC**

# ECC: error checking and correction

- ECC memory can detect and correct the most common kinds of internal data corruption
- Allows the detection and correction of single bit errors
- Some do also detect double bit errors
- Application area: Scientific and financial computing applications which operate on sensitive data

#### CAMPUS Rosenheim **Computer Science**



## **ECC**

## **ECC**: error checking and correction

- ECC memory can detect and correct the most common kinds of internal data corruption
- Allows the detection and correction of single bit errors
- Some do also detect double bit errors
- Application area: Scientific and financial computing applications which operate on sensitive data



## DDR-SDRAM: double data rate SDRAM

- Transfers data at almost double the transfer rate
- Data is transferred on rising and falling edges
- DDR4-RAM is still available
- DDR5-RAM is now state of the art for new computers

# CAMPUS Rosenheim Computer Science



# **DDR-SDRAM**

## DDR-SDRAM: double data rate SDRAM

#### Idea:

- Transfers data at almost double the transfer rate
- Data is transferred on rising and falling edges
- DDR4-RAM is still available
- DDR5-RAM is now state of the art for new computers

DDR RAM history (generations): https://en.wikipedia.org/wiki/DDR\_SDRAM#Generations



### DDR-SDRAM: double data rate SDRAM

- Transfers data at almost double the transfer rate
- Data is transferred on rising and falling edges



- DDR4-RAM is still available
- DDR5-RAM is now state of the art for new computers



## DDR-SDRAM: double data rate SDRAM

- Transfers data at almost double the transfer rate
- Data is transferred on rising and falling edges
- DDR4-RAM is still available
- DDR5-RAM is now state of the art for new computers



### DDR-SDRAM: double data rate SDRAM

- Transfers data at almost double the transfer rate
- Data is transferred on rising and falling edges
- DDR4-RAM is still available
- DDR5-RAM is now state of the art for new computers



### DDR-SDRAM: double data rate SDRAM

#### Idea:

- Transfers data at almost double the transfer rate
- Data is transferred on rising and falling edges
- DDR4-RAM is still available
- DDR5-RAM is now state of the art for new computers

## For desktop/notebook systems:

·	DDR3	DDR4	DDR5
Data transfer rate	17 GiB/s	25,6 GiB/s	51,2 GiB/s
Max module capacity	16 GiB	64 GiB	128 GiB

DDR RAM history (generations): https://en.wikipedia.org/wiki/DDR SDRAM#Generations



## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details**

Standard Speed (MT/s) Bandwidth CL RCD RP RAS DDR5 6000 MT/s 48000 MB/s 36 36 36 96 **Symbols:** 

#### Relationship of speed an bandwidth:

bandwidth = speed  $(MT/s) \times bus$  width (bytes)

 $t_a$ : Access time  $t_a$  until the first word is available:

$$t_a \geq rac{2 imes ( ext{CL} + ext{RCD})}{ ext{speed} \quad ( ext{MT/s})}$$

**Computer Science** 



## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth RCD DDR5 6000 MT/s 48000 MB/s 36 36 36 96

$$t_a \geq rac{2 imes \left( ext{CL} + ext{RCD} 
ight)}{ ext{speed (MT/s)}}$$

Computer Science



Summary

## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth CL RCD RP RAS DDR5 6000 MT/s 48000 MB/s 36 36 36 96

#### **Symbols:**

- CL: CAS (column address strobe) latency: number of clock cycles between read command and the moment data is available
- RCD: RAS-to-CAS (row-to-column) delay: delay in cycles after activating a row/bank
- RP: RAS precharge: number of cycles between activating/deactivating a row/bank
- RAS :Active to precharge delay: number of cycles between two accesses

#### Relationship of speed an bandwidth:

bandwidth = speed  $(MT/s) \times bus$  width (bytes)

#### $t_a$ : Access time $t_a$ until the first word is available:

 $t_a \geq rac{2 imes \left( ext{CL} + ext{RCD} 
ight)}{ ext{speed (MT/s)}}$ 

**Computer Science** 



## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth CL RCD RP RA DDR5 6000 MT/s 48000 MB/s 36 36 36 96

#### **Symbols:**

- CL: CAS (column address strobe) latency: number of clock cycles between read command and the moment data is available
- RCD: RAS-to-CAS (row-to-column) delay: delay in cycles after activating a row/bank
- RP: RAS precharge: number of cycles between activating/deactivating a row/bank
- RAS : Active to precharge delay: number of cycles between two accessess

#### Relationship of speed an bandwidth:

bandwidth = speed  $(MT/s) \times bus$  width (bytes)

 $t_a$ : Access time  $t_a$  until the first word is available:

$$t_a \geq rac{2 imes \left( ext{CL} + ext{RCD} 
ight)}{ ext{speed (MT/s)}}$$

Computer Science



## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth CL RCD RP RAS DDR5 6000 MT/s 48000 MB/s 36 36 36 96

#### **Symbols:**

- CL: CAS (column address strobe) latency: number of clock cycles between read command and the moment data is available
- RCD: RAS-to-CAS (row-to-column) delay: delay in cycles after activating a row/bank
- RP: RAS precharge: number of cycles between activating/deactivating a row/bank
- RAS :Active to precharge delay: number of cycles between two accesses

#### Relationship of speed an bandwidth:

bandwidth = speed  $(MT/s) \times bus$  width (bytes)

#### $t_a$ : Access time $t_a$ until the first word is available:

 $t_a \geq rac{2 imes ( ext{CL} + ext{RCD})}{ ext{speed (MT/s)}}$ 

Computer Science



## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth CL RCD RP RAS DDR5 6000 MT/s 48000 MB/s 36 36 36 96

#### **Symbols:**

- CL: CAS (column address strobe) latency: number of clock cycles between read command and the moment data is available
- RCD: RAS-to-CAS (row-to-column) delay: delay in cycles after activating a row/bank
- RP: RAS precharge: number of cycles between activating/deactivating a row/bank
- RAS :Active to precharge delay: number of cycles between two accesses

#### Relationship of speed an bandwidth:

bandwidth = speed  $(MT/s) \times bus$  width (bytes)

#### $t_a$ : Access time $t_a$ until the first word is available:

 $t_a \geq rac{2 imes ( ext{CL} + ext{RCD})}{ ext{speed (MT/s)}}$ 

Computer Science



## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth CL RCD RP RAS DDR5 6000 MT/s 48000 MB/s 36 36 36 96

#### **Symbols:**

- CL: CAS (column address strobe) latency: number of clock cycles between read command and the moment data is available
- RCD: RAS-to-CAS (row-to-column) delay: delay in cycles after activating a row/bank
- RP: RAS precharge: number of cycles between activating/deactivating a row/bank
- RAS :Active to precharge delay: number of cycles between two accesses

Relationship of speed an bandwidth:

bandwidth = speed  $(MT/s) \times bus$  width (bytes)

 $t_a$ : Access time  $t_a$  until the first word is available:

 $t_a \geq \frac{2 \times (\text{CL} + \text{RCD})}{\text{speed (MT/s)}}$ 

Computer Science



# **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth CL RCD RP RAS DDR5 6000 MT/s 48000 MB/s 36 36 36 96

#### **Symbols:**

- CL: CAS (column address strobe) latency: number of clock cycles between read command and the moment data is available
- RCD: RAS-to-CAS (row-to-column) delay: delay in cycles after activating a row/bank
- RP: RAS precharge: number of cycles between activating/deactivating a row/bank
- RAS :Active to precharge delay: number of cycles between two accesses

#### Relationship of speed an bandwidth:

 $bandwidth = speed (MT/s) \times bus width (bytes)$ 

#### $t_a$ : Access time $t_a$ until the first word is available:

 $t_a \geq rac{2 imes \left( ext{CL} + ext{RCD} 
ight)}{ ext{speed (MT/s)}}$ 

Computer Science



## **DDR-SDRAM** labels

#### **Example:**

DDR5-6000 (PC5-48000) CL36-36-36-96 (links: shop, producer)

#### **Details:**

Standard Speed (MT/s) Bandwidth CL RCD RP RAS DDR5 6000 MT/s 48000 MB/s 36 36 36 96

#### **Symbols:**

- CL: CAS (column address strobe) latency: number of clock cycles between read command and the moment data is available
- RCD: RAS-to-CAS (row-to-column) delay: delay in cycles after activating a row/bank
- RP: RAS precharge: number of cycles between activating/deactivating a row/bank
- RAS :Active to precharge delay: number of cycles between two accesses

#### Relationship of speed an bandwidth:

 $bandwidth = speed (MT/s) \times bus width (bytes)$ 

 $t_a$ : Access time  $t_a$  until the first word is available:

$$t_a \geq rac{2 imes \left( exttt{CL} + exttt{RCD} 
ight)}{ exttt{speed (MT/s)}}$$

Summary

Goal Memory types Bits and bytes Memory chips Memory modules Summary

## CAMPUS Rosenheim

**Computer Science** 



# Multi-channel memory architecture




- [source: wikipedia.com]
- Adds multiple channels from the memory to the controller
- Increase data transfer rate of DRAM memory modules with the memory controller
- Dual/Triple/Quad-channels are possible
- Dual-channel: theoretically doubles the data transfer rate
- New Intel processors (like Intel Core i7-9800X) supports quad-channel memory architecture

Goal Memory types Bits and bytes Memory chips Memory modules Summary

# CAMPUS Rosenheim Computer Science



# Multi-channel memory architecture



- [source: wikipedia.com]
- Adds multiple channels from the memory to the controller
- Increase data transfer rate of DRAM memory modules with the memory controller
- Dual/Triple/Quad-channels are possible
- Dual-channel: theoretically doubles the data transfer rate
- New Intel processors (like Intel Core i7-9800X) supports quad-channel memory architecture

Memory types Bits and bytes Memory chips Memory modules Modern memory modules Summary

## **CAMPUS** Rosenheim

**Computer Science** 



# Multi-channel memory architecture



- [source: wikipedia.com]
- Adds multiple channels from the memory to the controller
- **Increase data transfer rate** of DRAM memory modules with the memory controller

Goal Memory types Bits and bytes Memory chips Memory modules Modern memory modules Summary

# CAMPUS Rosenheim Computer Science



# Multi-channel memory architecture



- [source: wikipedia.com]
- Adds multiple channels from the memory to the controller
- Increase data transfer rate of DRAM memory modules with the memory controller
- Dual/Triple/Quad-channels are possible
- Dual-channel: theoretically doubles the data transfer rate
- New Intel processors (like Intel Core i7-9800X) supports quad-channel memory architecture

Memory types Bits and bytes Memory chips Memory modules Modern memory modules Summary

#### CAMPUS Rosenheim Computer Science



# Multi-channel memory architecture



- [source: wikipedia.com]
- Adds multiple channels from the memory to the controller
- Increase data transfer rate of DRAM memory modules with the memory controller
- Dual/Triple/Quad-channels are possible
- Dual-channel: theoretically doubles the data transfer rate
- New Intel processors (like Intel Core i7-9800X) supports quad-channel memory architecture

# CAMPUS Rosenheim Computer Science



# Multi-channel memory architecture



- [source: wikipedia.com]
- Adds multiple channels from the memory to the controller
- Increase data transfer rate of DRAM memory modules with the memory controller
- Dual/Triple/Quad-channels are possible
- Dual-channel: theoretically doubles the data transfer rate
- New Intel processors (like Intel Core i7-9800X) supports quad-channel memory architecture

# **Summary and outlook**

## **Summary**

- Memory types
- Memory chips
- Memory modules
- Modern memory modules

## Outlook

- MMU
- Virtual memory



# Summary and outlook

## **Summary**

- Memory types
- Memory chips
- Memory modules
- Modern memory modules

## Outlook

- MMU
- Virtual memory