



Exercise sheet 8 – Memory hardware

Goals:

- Memory hardware
- Memory capacity

Hint: consider the lecture about the orders of magnitudes for bits and bytes (decimal and binary)


Exercise 8.1: Interconnection of memory chips

(a) State the layout (and the address lanes) for the following memory modules by drawing a scheme:

- Chip type 1: 1 GiB, databus: 64 bits, available memory chips: 64M x 8
- Chip type 2: 1 GiB, databus: 64 bits, available memory chips: 128M x 4


Proposal for solution:

Chip type 1: 64M x 8



- 1 Address calc according to lecture:
- 2 (1) $\log_2(1 \text{ GiB}) = 30 \text{ bits}$
- 3 (2) $\log_2(2) = 1 \text{ lane/bits}$
- 4 (3) $\log_2(64 \text{ Mi}) = 26 \text{ lanes/bits}$
- 5 (4) $\log_2(8 \text{ bytes}) = 3 \text{ bits}$
- 6 $\Rightarrow 26 + 1 = 27 \text{ address lanes required}$

Chip type 2: 128M x 4



- 1 Address calc according to lecture:
- 2 (1) $\log_2(1 \text{ GiB}) = 30 \text{ bits}$
- 3 (2) $\log_2(1) = 0 \text{ lane/bits}$
- 4 (3) $\log_2(128 \text{ Mi}) = 27 \text{ lanes/bits}$
- 5 (4) $\log_2(8 \text{ bytes}) = 3 \text{ bits}$
- 6 $\Rightarrow 27 + 0 = 27 \text{ address lanes required}$

- (b) Which of those single chips can store more data? *Hint: Calculate the capacity for every chip-type.*

Proposal for solution: Both chips have the same capacity of 64 MiB:

- 1 Chip type 1: $64\text{M} * 8 = 512 \text{ Mibit}$ ($512 \text{ Mibit}/8 = 64 \text{ MiB}$)
- 2 Chip type 2: $128\text{M} * 4 = 512 \text{ Mibit}$ ($512 \text{ Mibit}/8 = 64 \text{ MiB}$)

Only their module layout differ, because both need to fill the 64 bit bus.

- (c) Can you realise a total memory of 512 MiB with the second chip type?

Proposal for solution: Because of the data bus width of 64 bit, it is not possible to realise a memory module with less than 1 GiB. You need 16 chips in a row to fill the 64 bit bus. (Maybe yes with some strange tricks in interconnection ..., but that is not discussed in this lecture)

- (d) Where are two following 64-bit-words stored in chip type 1 if you use the most significant bit (= bit 26 of the address lanes) for chip (row) selection in the address lanes?

Proposal for solution: Following 64-bit-words are stored on the same chips (row).

```
1 Examination:
2
3 Memory addresses:      Bit representation:
4                        MSB      LSB
5 0x00000000000000000 -> 0 ... 0 0|000
6 0x00000000000000008 -> 0 ... 0 1|000
7 0x00000000000000010 -> 0 ... 1 0|000
8 0x00000000000000018 -> 0 ... 1 1|000
9 ...
```

The most right 3 bits are only for selecting the byte inside the 64 bit word. In the MSB of the address lanes, nothing changes in the consecutive addresses, but the LSB changes every time.

- (e) Where are two following 64-bit-words stored in chip type 1 if you use the least significant bit (= bit 0 of the address lanes) for chip (row) selection in the address lanes?

Proposal for solution: Following 64-bit-words are stored alternating in the chips (row). This is called „memory interleaving“ and improves the performance.

Exercise 8.2: Memory module calculations

Consider two memory modules: (1) DDR5-5600 and (2) DDR5-5200 on a 64 bit system.

- (a) Calculate the bandwidth of both modules. Which one is faster?

Proposal for solution:

(1):

$$\text{bandwidth} = 5600 \times 8 = 44800 \text{ MB/s} \Rightarrow 44.8 \text{ GB/s}$$

(2):

$$\text{bandwidth} = 5200 \times 8 = 41600 \text{ MB/s} \Rightarrow 41.6 \text{ GB/s}$$

Module (1) is faster than (2).

- (b) Calculate the access time t_a of both modules. Which one is faster?

Proposal for solution:

(1):

$$t_a \geq \frac{2 \times (36 + 36)}{5600 \text{ (MT/s)}} = 0.000000026(s) = 26 \text{ ns}$$

(2):

$$t_a \geq \frac{2 \times (40 + 40)}{5200 \text{ (MT/s)}} = 0.000000031(s) = 30.77 \text{ ns}$$

Module (1) is faster than (2).

- (c) Checkout the current prices for both modules. Which one would you buy? Please justify your decision.

Exercise 8.3: Memory module and chip analysis

- (a) Update the CA_exercises repository with `git pull`.
- (b) Open the dual channel picture CA_exercises/sheet_08_memory/dual_channel.jpg and search for some information about the type of the memory module on the right side.

taken from Von Smial - Own Work, FAL, <https://commons.wikimedia.org/w/index.php?curid=2999544>

Proposal for solution:

The data sheet can be found here: <https://datasheetspdf.com/pdf/616533/ElpidaMemory/E5108AGBG/1>

- Type: ELPIDA EDE5108AGBG, $64\text{M} \times 8$
- Generation: DDR2 (*Double Data Rate Synchronous Dynamic Random-Access Memory*)
- Clock-Rate: 667 MHz (for comparison latest available DDR4 SDRAM can clock up to 4600 MHz and higher)

- (c) You can only see half of the module in the picture. How many memory chips may this module contain in total? Draw a sketch of the module to visualise the situation and try to state something about the data bus width and the capacity.

Proposal for solution: We can assume, that the memory module has 8 chips on one side.

1 Chip capacity: 64MiB

2

3 For SIMM: $64\text{MiB} \times 8 \text{ chips} = 512 \text{ MiB module capacity.}$

4 For DIMM: $64\text{MiB} \times 8 \text{ chips} \times 2 \text{ sides} = 1024 \text{ MiB} = 1 \text{ GiB module capacity}$

(For comparison: some manufactures have 256 GiB modules announced for 2018/2019 to hit the market)