



Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science


CA 14 – Multiprocessing

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

Computer Science



Goal



Computer Science



Goal

CA::Multiprocessing

- Types of multiprocessing
- CPU performance vs cost
- Memory bottleneck
- Classification of Flynn
- Structures of multi cores and multiprocessors
- MESI protocol



Types of multiprocessing

CPU COVI)


Co- processor

Which types of multiprocessing do you know?

Computer Science



Types of multiprocessing



[cmp: [1, Fig. 8.1; P. 573]] Prof. Dr. Florian Künzner, SoSe 2021

Computer Science



Hyper threading technology

Observation:

Not all hardware parts are fully used inside one CPU (core)

Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline

Computer Science



Hyper threading technology

Observation:

■ Not all hardware parts are fully used inside one CPU (core)

Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline

Computer Science



Hyper threading technology

Observation:

■ Not all hardware parts are fully used inside one CPU (core)

Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline

Computer Science



Hyper threading technology

Observation:

■ Not all hardware parts are fully used inside one CPU (core)

Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline

Computer Science



Hyper threading technology

Observation:

■ Not all hardware parts are fully used inside one CPU (core)

Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline

Computer Science



Hyper threading technology

Observation:

■ Not all hardware parts are fully used inside one CPU (core)

Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline



Hyper threading technology

Observation:

■ Not all hardware parts are fully used inside one CPU (core)

Idea:

- Each physical processor is visible as two logical cores to the OS
- Spend some additional hardware to increase hardware utilisation inside one CPU (core)
- The main function of hyper-threading is to increase the number of independent instructions in the pipeline


Types CPU perf. vs cost Classification of Flynn Bottleneck Struct. of multiprocessors Cache coherency MESI protocol Summary

CAMPUS Rosenheim

Computer Science




Hyper threading technology



Computer Science




Hyper threading technology






Multiple cores





Multiple cores with hyper threading





Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to

Computer Science



CPU performance vs cost

Response time of a process (with unloaded machine)

Single CPU Multiprocessor Single CPU (Power: 1) (Power: N) (Power: N) $\frac{X}{N}$

Computer Science



CPU performance vs cost

Response time of a process (with unloaded machine)

Throughput of processes (with sufficient processes in ready state)

Single CPU Multiprocessor Single CPU (Power: 1) (Power: N) (Power: N) $\frac{X}{N}$

 $Y \approx N \cdot Y \qquad N \cdot Y$

Computer Science



CPU performance vs cost

Single CPU Multiprocessor Single CPU

(Power: 1) (Power: N) (Power: N)

Response time of a process (with unloaded machine)

Throughput of processes

(with sufficient processes

in ready state)

 $\approx N \cdot Y$

 $M \cdot Y$

Response time of an application

(consisting of several processes

in ready state)

X

Computer Science



CPU performance vs cost

Response time of a process

(with unloaded machine)

Throughput of processes

(with sufficient processes in ready state)

Response time of an application

(consisting of several processes in ready state)

Cost

(Power: 1) (Power: N) (Power: N)

Single CPU Multiprocessor Single CPU

 $\approx N \cdot Y$

 $M \cdot Y$

X





Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to

Computer Science



Classification of Flynn

Instruction streams

one (single) many

one (single) Data streams

SISD

Single instruction single data

Traditional von Neumann single CPU computer

MISD

Multiple instruction single data

Not "really" known

SIMD

Vector processors Fine grained data Parallel computers

MIMD

Single instruction multiple data Multiple instruction multiple data


Multi computers Multiprocessors

[source: https://www.geeksforgeeks.org/computer-architecture-flynns-taxonomy/]

Computer Science



Classification of Flynn




[source: https://www.geeksforgeeks.org/computer-architecture-flynns-taxonomy/]

Computer Science



Computer architecture classification

computer architecture



[cmp: [1, P. 609]]



Questions?

All right? \Rightarrow





Question? \Rightarrow




and use chat

speak after | ask you to

Computer Science



CPU → memory bottleneck



Remember?

- \blacksquare CPU instructions are very fast (< 1ns)
- Memory access is slow (< 30*ns*)

With more CPUs, the problem gets even worse!


Solution:

- Local caches
- Large caches

Computer Science



CPU → memory bottleneck



Remember?

- \blacksquare CPU instructions are very fast (< 1ns)
- Memory access is slow (<30ns)

With more CPUs, the problem gets even worse!


Solution

- Local caches
- Large caches

Computer Science



CPU → memory bottleneck



Remember?

- \blacksquare CPU instructions are very fast (< 1ns)
- Memory access is slow (< 30 ns)

With more CPUs, the problem gets even worse!

Solution:

- Local caches
- Large caches
 Prof. Dr. Florian Künzner, SoSe 2021



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to

Goal Types CPU perf. vs cost Classification of Flynn Bottleneck Struct. of multiprocessors Cache coherency MESI protocol Summary

CAMPUS Rosenheim Computer Science




Structures of multi cores and multiprocessors

Structure of multi core CPUs with its caches.

Computer Science






NUMA: Non-uniform memory access

- (1) CPU N access local memory 1
- (2) CPU N access local memory N
- (3) CPU N access global memory

Computer Science






NUMA: Non-uniform memory access

- (1) CPU N access local memory 1
- (2) CPU N access local memory N
- (3) CPU N access global memory

Computer Science






NUMA: Non-uniform memory access

- (1) CPU N access local memory 1
- (2) CPU N access local memory N
- (3) CPU N access global memory

Computer Science






NUMA: Non-uniform memory access

- (1) CPU N access local memory 1
- (2) CPU N access local memory N
- (3) CPU N access global memory

Computer Science






NUMA: Non-uniform memory access

- (1) CPU N access local memory 1
- (2) CPU N access local memory N
- (3) CPU N access global memory

Computer Science



Intel i7 7700K example (again)



Computer Science



Requirements

Important requirements for multiple cores and multiprocessing

Locking commands

- read-modify-write
- read/write cycles

Prof. Dr. Florian Künzner, SoSe 2021

Computer Science



Requirements

Important requirements for multiple cores and multiprocessing

Locking commands

- read-modify-write
- read/write cycles

Example:

- TAS: test and set
- CAS: compare and swap

Goal Types CPU perf. vs cost Classification of Flynn Bottleneck Struct. of multiprocessors Cache coherency MESI protocol Summary

CAMPUS Rosenheim

Computer Science



Requirements

Important requirements for multiple cores and multiprocessing

Locking commands

- read-modify-write
- read/write cycles

Example:

- TAS: test and set
- CAS: compare and swap

Communication between processors must be possible

- Global memory
- Interrupt from processor to processor
- Identification of processors



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to




Cache coherency

Is there a problem with local memory (caches)?

Computer Science






- A dual core CPU with local caches
- Variable X contains value 1
- Both caches contains a copy of X
- Core 0 sets X=2 (with write through)
- Problem: Core 1 still reads X==1!!

Computer Science






- A dual core CPU with local caches
- Variable X contains value 1
- Both caches contains a copy of X
- Core 0 sets X=2 (with write through)
- **Problem**: Core 1 still reads X==1!!

Computer Science






- A dual core CPU with local caches
- Variable X contains value 1
- Both caches contains a copy of X
- Core 0 sets X=2
 (with write through)
- **Problem**: Core 1 still reads X==1!

Computer Science





- A dual core CPU with local caches
- Variable X contains value 1
- Both caches contains a copy of X
- Core 0 sets X=2
 (with write through)
- **Problem**: Core 1 still reads X==1!!



Towards a solution

How can we avoid such cache coherency problems?

- Programming model: Change the programming model, but than the consistency may not be ensured. Unpleasant thing!
- Snoop protocols: All caches operates with write through and listen to all write cycles on the bus and may set the corresponding entries to invalid. But this is slow!
- **MESI protocol:** Various protocols that (at least in some cases) avoid write through.



Towards a solution

How can we avoid such cache coherency problems?

- **Programming model:** Change the programming model, but than the consistency may not be ensured. Unpleasant thing!
- Snoop protocols: All caches operates with write through and listen to all write cycles on the bus and may set the corresponding entries to invalid. But this is slow!
- **MESI protocol:** Various protocols that (at least in some cases) avoid write through.



Towards a solution

How can we avoid such cache coherency problems?

- **Programming model:** Change the programming model, but than the consistency may not be ensured. Unpleasant thing!
- Snoop protocols: All caches operates with write through and listen to all write cycles on the bus and may set the corresponding entries to invalid. But this is slow!
- **MESI protocol:** Various protocols that (at least in some cases) avoid write through.



Towards a solution

How can we avoid such cache coherency problems?

- **Programming model:** Change the programming model, but than the consistency may not be ensured. Unpleasant thing!
- Snoop protocols: All caches operates with write through and listen to all write cycles on the bus and may set the corresponding entries to invalid. But this is slow!
- **MESI protocol:** Various protocols that (at least in some cases) avoid write through.



Towards a solution

How can we avoid such cache coherency problems?

- **Programming model:** Change the programming model, but than the consistency may not be ensured. Unpleasant thing!
- Snoop protocols: All caches operates with write through and listen to all write cycles on the bus and may set the corresponding entries to invalid. But this is slow!
- **MESI protocol:** Various protocols that (at least in some cases) avoid write through.

Computer Science



Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

Finite state machine with 4 states:

- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: Invalid

- every cache line
- in every cache

Computer Science



Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

Finite state machine with 4 states:

- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: Invalid

- every cache line
- in every cache

Computer Science



Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

Finite state machine with 4 states:

- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: Invalid

- every cache line
- in every cache

Computer Science



Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

Finite state machine with 4 states:

- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: Invalid

- every cache line
- in every cache



Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

Finite state machine with 4 states:

- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: <u>Invalid</u>

- every cache line
- in every cache



Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

Finite state machine with 4 states:

- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: Invalid

- every cache line
- in every cache



Cache coherency: The MESI protocol

The MESI protocol **ensures** the **cache coherency** in multi core and multiprocessor systems.

Finite state machine with 4 states:


- M: Modified exclusive
- E: Exclusive unmodified
- S: Shared unmodified
- I: <u>Invalid</u>

- every cache line
- in every cache


Computer Science



Cache coherency: The MESI protocol



[source: compare: Diefendorff, Allen: Organization of the Motorola 88110, IEEE Micro, April 1992]



Computer Science



Cache coherency: Modern MESI

The MESI protocol is with extensions still in use.

MOESI: AMD64

- MESI states as in the original MESI protocol
- D: Owned
- Allows moving a (dirty) cache line around caches without updating main memory

MESI<u>F</u>: Intel

- MESI states as in the original MESI protocol
- F: Forward
- Allows **copying** (**clean**) data from one cache to another without accessing main memory

Computer Science



Cache coherency: Modern MESI

The MESI protocol is with extensions still in use.

MOESI: AMD64

- MESI states as in the original MESI protocol
- 0: Owned
- Allows moving a (dirty) cache line around caches without updating main memory

MESIF: Intel

- MESI states as in the original MESI protocol
- F: Forward
- Allows copying (clean) data from one cache to another without accessing main memory

Computer Science



Cache coherency: Modern MESI

The MESI protocol is with extensions still in use.

MOESI: AMD64

- MESI states as in the original MESI protocol
- 0: Owned
- Allows moving a (dirty) cache line around caches without updating main memory

MESI<u>F</u>: Intel

- MESI states as in the original MESI protocol
- F: Forward
- Allows copying (clean) data from one cache to another without accessing main memory



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to



Summary

Summary

- Types of multiprocessing
- CPU performance vs cost
- Memory bottleneck
- Classification of Flynn
- Structures of multi cores and multiprocessors
- MESI protocol



Summary

Summary

- Types of multiprocessing
- CPU performance vs cost
- Memory bottleneck
- Classification of Flynn
- Structures of multi cores and multiprocessors
- MESI protocol