Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science

CA 4 – Processor 1

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

CAMPUS Rosenheim Computer Science



Overview

What are the properties of a processor?

CAMPUS Rosenheim

Computer Science




Processor properties

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Memory model (part of memory lectures)
- Endianness
- Registers
- Addressing modes
- Advanced concepts
 - Instruction scheduling
 - Pipelines
 - Superscalarity
 - VLIW
 - Out-of-order memory access

Computer Science



Goal



Computer Science






- Processor architecture
- Exception and interrupt handling
- Instruction set architecture



CAMPUS Rosenheim Computer Science



Von Neumann architecture



CAMPUS Rosenheim

Computer Science



Von Neumann architecture

Properties:

- Instructions and data are located in the same memory or address space
- Von Neumann **bottleneck**:

 Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but its still there!

CAMPUS Rosenheim

Computer Science



Von Neumann architecture

Properties:

- Instructions and data are located in the same memory or address space
- Von Neumann **bottleneck**:

 Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but its still there!

Computer Science



Von Neumann architecture

Properties:

- Instructions and data are located in the same memory or address space
- Von Neumann **bottleneck**:

 Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but its still there!

Slide 7 of 27

CAMPUS Rosenheim **Computer Science**



Von Neumann architecture

Properties:

- Instructions and data are located in the same memory or address space
- Von Neumann **hottleneck**: Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

Slide 7 of 27

CAMPUS Rosenheim Computer Science



Von Neumann architecture

Properties:

- Instructions and data are located in the same memory or address space
- Von Neumann **bottleneck**:

 Instruction execution time < Memory access time


Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but its still there!

CAMPUS Rosenheim Computer Science




Von Neumann architecture – bottleneck



CAMPUS Rosenheim Computer Science



Von Neumann architecture – bottleneck




CAMPUS Rosenheim Computer Science





Harvard architecture



CAMPUS Rosenheim

Computer Science



Harvard architecture

- Separate memory for data and instructions
- Data memory is usually read- and writeable
- Instruction memory is usually read-only. Can't be modified through

Computer Science



Harvard architecture

- Separate memory for data and instructions
- Data memory is usually read- and writeable
- Instruction memory is usually read-only. Can't be modified through

Computer Science



Harvard architecture

- Separate memory for data and instructions
- Data memory is usually read- and writeable
- Instruction memory is usually read-only. Can't be modified through





Harvard architecture

- Separate memory for data and instructions
- Data memory is usually read- and writeable
- Instruction memory is usually read-only. Can't be modified through runtime

Computer Science



Processor architecture

Discussion

Von Neumann vs Harvard architecture: Does it play a role nowadays?

Computer Science



Control unit

Pseudo C code of control unit inside the CPU:

```
while(true){
    fetch_next_instruction();
    decode_instruction();
    execute_instruction();
    if(interrupt_is_requested()) {
        save_PC_and_SR();
        load_new_PC();
    }
}
```

Instruction cycle: in principle, it's an endless loop

Computer Science



Control unit

Pseudo C code of control unit inside the CPU:

```
while(true){
    fetch_next_instruction();
    decode_instruction();
    execute_instruction();

    if(interrupt_is_requested()) {
        save_PC_and_SR();
        load_new_PC();
    }
}
```

Instruction cycle: in principle, it's an endless loop

CAMPUS Rosenheim Computer Science

Technische Hochschule Rosenheim Technical University of Applied Sciences



Interrupts

What is an interrupt?

Computer Science



Interrupt handling

- IRQ -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a function that is called when an interrupt occurs
- It's just a memory address where the function (ISR) starts
- There exist different types of interrupts
- The ISR addresses are managed within the CPU with the interrupt vector table
- The interrupt vector table can be manipulated (e.g. in supervisor mode by the OS kernel)

Computer Science



Interrupt handling

- IRQ -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a function that is called when an interrupt occurs
- It's just a memory address where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the interrupt vector table
- The interrupt vector table can be manipulated (e.g. in supervisor mode by the OS kernel)

Computer Science



Interrupt handling

- IRQ -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a function that is called when an interrupt occurs
- It's just a memory address where the function (ISR) starts
- There exist different types of interrupts
- The ISR addresses are managed within the CPU with the interrupt vector table
- The interrupt vector table can be manipulated (e.g. in supervisor mode by the OS kernel)

CAMPUS Rosenheim **Computer Science**



Rosenheim Technical University of Applied Sciences



Interrupt handling

- IRQ -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a function that is called when an interrupt occurs

CAMPUS Rosenheim **Computer Science**



Rosenheim Technical University of Applied Sciences



Interrupt handling

- IRQ -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a function that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts

Computer Science



Interrupt handling

- **IRQ** -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the interrupt vector table
- The interrupt vector table can be manipulated (e.g. in supervisor mode by the OS kernel)

CAMPUS Rosenheim **Computer Science**



Interrupt handling

- IRQ -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a function that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector** table

CAMPUS Rosenheim Computer Science



Interrupt handling

- **IRQ** -> Interrupt request
- ISR -> Interrupt service routine
- An ISR is a function that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be **manipulated** (e.g. in supervisor mode by the OS kernel)

CAMPUS Rosenheim

Computer Science



Interrupt types

Name Usual name Reason, cause Arrival Comment

CAMPUS Rosenheim

Computer Science



Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any
				point in an instruction

CAMPUS Rosenheim

Computer Science



Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any
				point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at
				the end of an instruc-
				tion

CAMPUS Rosenheim

Computer Science



Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any
				point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at
				the end of an instruc-
				tion
Exception	Internal interrupt	internal (e.g. in-	synchronous	is usually cancelled and
		struction error)		may be repeated later

CAMPUS Rosenheim

Computer Science



Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any
				point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at
				the end of an instruc-
				tion
Exception	Internal interrupt	internal (e.g. in-	synchronous	is usually cancelled and
		struction error)		may be repeated later
System call	Supervisor call	internal	synchronous	SVC n (n is the number
	(SVC), Trap,			of the SVC)
	Software interrupt			

Computer Science



Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any
				point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at
				the end of an instruc-
				tion
Exception	Internal interrupt	internal (e.g. in-	synchronous	is usually cancelled and
		struction error)		may be repeated later
System call	Supervisor call	internal	synchronous	SVC n (n is the number
	(SVC), Trap,			of the SVC)
	Software interrupt			
Timer	Timer, SysTick,	external (clock)	asynchronous	is usually handled at
	Watchdog			the end of an instruc-
				tion

Computer Science



Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any
				point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at
				the end of an instruc-
				tion
Exception	Internal interrupt	internal (e.g. in-	synchronous	is usually cancelled and
		struction error)		may be repeated later
System call	Supervisor call	internal	synchronous	SVC n (n is the number
	(SVC), Trap,			of the SVC)
	Software interrupt			
Timer	Timer, SysTick,	external (clock)	asynchronous	is usually handled at
	Watchdog			the end of an instruc-
				tion

[for example: ARM Cortex-M Exception handlers]

Computer Science





- Division by zero
- Illegal instruction code
- Load or store to an unaligned address
- Unauthorized memory access

Exceptions



- Division by zero
- Illegal instruction code
- Load or store to an unaligned address
- Unauthorized memory access

Exceptions



- Division by zero
- Illegal instruction code
- Load or store to an unaligned address
- Unauthorized memory access

Computer Science



Exceptions

- Division by zero
- Illegal instruction code
- Load or store to an unaligned address

Exceptions




- Division by zero
- Illegal instruction code
- Load or store to an unaligned address
- Unauthorized memory access

Computer Science



Interrupt flow




Sequence in the control unit

1 Save the old

Computer Science



Interrupt flow




Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 - (e.g. on the stack)

Computer Science



Interrupt flow




Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)(e.g. on the stack)

Computer Science



Interrupt flow



Sequence in the control unit


- 1 Save the old
 - PC (program counter) and
 - SR (status register)

(e.g. on the stack)

Computer Science



Interrupt flow




Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 - (e.g. on the stack)
- 2 Assign new values to

Computer Science



Interrupt flow



Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)

(e.g. on the stack)


- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)

from a fixed address ("interrupt vector")

Computer Science



Interrupt flow




Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 - (e.g. on the stack)
- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)
 - from a fixed address ("interrupt vector")

Computer Science



Interrupt flow



Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)

(e.g. on the stack)


- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)

from a fixed address ("interrupt vector")

Computer Science



Interrupt flow



Sequence in the control unit


- 1 Save the old
 - PC (program counter) and
 - SR (status register)(e.g. on the stack)
- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)
 from a fixed address ("interrupt vector")

CAMPUS Rosenheim

Computer Science



Interrupt vector table




- Example: Cortex M0
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

Computer Science



Interrupt vector table




- Example: Cortex M0
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

Computer Science



Interrupt vector table




- Example: Cortex M0
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

Computer Science



Interrupt vector table




- Example: Cortex M0
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

Computer Science



Interrupt vector table



- Example: Cortex M0
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

Computer Science



Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Computer Science



Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance



Technical University of Applied Sciences

Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance





Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end



Technical University of Applied Sciences

Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

Slide 19 of 27





Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Computer Science



Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction



Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction

CAMPUS Rosenheim Computer Science



ISA - instruction set architecture

Do you know some common ISAs?

CAMPUS Rosenheim Computer Science



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design



CAMPUS Rosenheim Computer Science



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design Operations: How many? Which? How complex?



CAMPUS Rosenheim

Computer Science



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?



CAMPUS Rosenheim

Computer Science



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?

Instruction format: Instruction length in bytes? Number of addresses? Size

of the address fields?

Computer Science



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?

Instruction format: Instruction length in bytes? Number of addresses? Size

of the address fields?

Endianness: Byte order within a long word: Big endian vs little endian?

Computer Science



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?

Instruction format: Instruction length in bytes? Number of addresses? Size

of the address fields?

Endianness: Byte order within a long word: Big endian vs little endian?

Register: How many? Usable in which way?

Computer Science



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?

Instruction format: Instruction length in bytes? Number of addresses? Size

of the address fields?

Endianness: Byte order within a long word: Big endian vs little endian?

Register: How many? Usable in which way?

Addressing: Addressing types for the operands? Can be combined with

the operations arbitrary ("orthogonal") or restricted?

Control unit Processor architectures Summary

CAMPUS Rosenheim **Computer Science**





ISA - instruction set architecture

Instruction formats: Instruction address Example

Operands



Processor architectures Control unit Summary

CAMPUS Rosenheim **Computer Science**



ISA - instruction set architecture

Instruction formats: Instruction address Example

ADD

Operands

Operands and result on stack!



Zero-address

Computer Science



ISA - instruction set architecture

Instruction formats: Instruction address Example

Lxam

ADD

One-address ADD X

Operands

Operands and result on stack!

A = A + X (A = "accu")

Zero-address

Computer Science



ISA - instruction set architecture

Instruction formats: Instruction address Example

Zero-address ADD

One-address ADD X

Two-addresses ADD X, Y

Operands

Operands and result on stack!

A = A + X (A = "accu")

X = X + Y or Y = X + Y

Computer Science



ISA - instruction set architecture

Instruction formats: Instruction address Example

ADD

ADD X

Two-addresses ADD X, Y

Three-addresses

Zero-address

One-address

Operands

Operands and result on stack!

A = A + X (A = "accu")

X = X + Y or Y = X + Y

ADD X, Y, Z X = Y + Z or ...

Overview Goal Processor architectures Control unit Interrupts Summary

CAMPUS Rosenheim

Computer Science



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- \blacksquare Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area

Area

Protection through

Critical area in a process

Pand V operation

P-Operation in the operating system

TAS instruction (or similar)

Overview Goal Processor architectures Control unit Interrupts ISA Summary

CAMPUS Rosenheim

Computer Science



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- \blacksquare Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area

Area

Critical area in a process

P-Operation in the operating system

Protection through

and V operation

TAS instruction (or similar)

Computer Science



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area

Area

Protection through

Critical area in a process

P and V operation

P-Operation in the operating system

TAS instruction (or similar)

Computer Science



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Protection through

Critical area in a process

P and V operation

P-Operation in the operating system

TAS instruction (or similar)

Computer Science



Slide 23 of 27

ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Protection through

Critical area in a process

P and V operation

P-Operation in the operating system

TAS instruction (or similar)

Computer Science



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area Protection through

Critical area in a process P and V operation

P-Operation in the operating system TAS instruction (or similar)

Computer Science



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell (? = 0) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area Protection through

Critical area in a process P and V operation

P-Operation in the operating system TAS instruction (or similar)

Computer Science



ISA - special instructions: TAS

TAS example for Freescale ColdFire architecture

```
1 byte LOCK = 0; // =0 -> lock is free; !=0 -> locked
2 //...
3 __asm { ;Inline assembly block with assembler instructions
   GetLock:
      TAS.B LOCK ;Sets the N- or Z-Bit depending on LOCK and
                   ; always sets LOCK = 0x80
                   ; If LOCK was != 0 then try it again (loop)
  BNE GetLock
                   ; (BNE, branch not equal)
10 // Now, we have the LOCK and we are inside the critical section
11 // ...
12 __asm { ; Inline assembly block with assembler instructions
13 ReleaseLock:
14 CLR.B LOCK // Sets LOCK = 0
15 }
```

Overview Goal Processor architectures Control unit Interrupts ISA Summary

CAMPUS Rosenheim

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

Overview Goal Processor architectures Control unit Interrupts ISA Summary

CAMPUS Rosenheim

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- lacksquare Allows compact encoding of programs (one instruction does a lot)

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- lacksquare Allows compact encoding of programs (one instruction does a lot)

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- lacksquare Allows compact encoding of programs (one instruction does a lot)

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes

Computer Science



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes

CAMPUS Rosenheim Computer Science



ISA - CISC vs RISC

Discussion

CISC vs RISC: Does it play a role nowadays?

Computer Science



Summary

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture

Outlook

Endianness



Computer Science





- Processor architecture
- Exception and interrupt handling
- Instruction set architecture

Outlook

Endianness

