

Prof. Dr. Florian Künzner


CA 12 – Bus and I/O 1

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

Computer Science



Goal







Goal

CA::Bus and I/O

- Bus systems
- F-Bus
- Basic bus cycles
- Program sequence and bus cycles
- Access I/O devices

Computer Science



Intro

CAN

 $M \leq D$

Profinet Proti Dus

SATA

P(le

Which bus systems do you know?

Computer Science

CAMPUS Rosenheim




Intro

A bus is a communication system inside the computer that

transfers data between components.

It contains:

- Wires:
 - Parallel connection: N parallel wires
 - Bit serial connection: 2 (or more) wires



[source: wikipedia.org]

Computer Science




Intro

A bus is a communication system inside the computer that

transfers data between components.

It contains:

- Wires:
 - Parallel connection: N parallel wires
 - Bit serial connection: 2 (or more) wires
- Protocol:
 - Rules about the meaning of signals
 - Definition of the chronological order of the signals



[source: wikipedia.org]



CAMPUS Rosenheim **Computer Science**

F-Bus: Intro

The bus considered here is a fictional bus:

- Fictional bus or
- Fantasy bus



Computer Science

F-Bus: Intro

The bus considered here is a fictional bus:

- Fictional bus or
- Fantasy bus

It is a realistic mixture of the VME bus and the PCI bus.

Computer Science



F-Bus: Intro

The bus considered here is a fictional bus:

- Fictional bus or
- Fantasy bus

It is a realistic mixture of the VME bus and the PCI bus.

VME bus

The VME bus (Versa Module Europe) is a powerful 32- or 64-bit bus and open. The VME bus is widely used in technical applications because it is also superior to PC buses in terms of its design (vibration, resistance, etc.).



CAMPUS Rosenheim **Computer Science**

F-Bus: Intro

The bus considered here is a fictional bus:

- Fictional bus or
- Fantasy bus

It is a realistic mixture of the VME bus and the PCI bus.

VME bus

The VME bus (Versa Module Europe) is a powerful 32- or 64-bit bus and open. The VME bus is widely used in technical applications because it is also superior to PC buses in terms of its design (vibration, resistance, etc.).

PCI bus


The PCI bus (Peripheral Component Interconnect) from Intel is an important bus for PCs. It is increasingly being replaced by PCl Express (PCle).

Summary



CAMPUS Rosenheim **Computer Science**

F-Bus: Universal bus overview



Details

- Universal bus: all components are connected via the same bus system
- F-Bus: all components are mapped to fixed addresses



CAMPUS Rosenheim **Computer Science**

F-Bus: Properties



CAMPUS Rosenheim **Computer Science**

F-Bus: Properties

- 32 bit bus (32 bit addresses, 32 bit words)

Computer Science



F-Bus: Properties

- 32 bit bus (32 bit addresses, 32 bit words)
- Asynchronous (unclocked: requires handshake for data flow control)

F-Bus: Properties

Properties

Computer Science

- 32 bit bus (32 bit addresses, 32 bit words)
- Asynchronous (unclocked: requires handshake for data flow control)
- Universal bus (allows different types of HW)



F-Bus: Properties

Properties

Computer Science

- 32 bit bus (32 bit addresses, 32 bit words)
- Asynchronous (unclocked: requires handshake for data flow control)
- Universal bus (allows different types of HW)
- Multiplex lines (sends multiple signals over the same line)

Computer Science



F-Bus: Properties

- 32 bit bus (32 bit addresses, 32 bit words)
- Asynchronous (unclocked: requires handshake for data flow control)
- Universal bus (allows different types of HW)
- Multiplex lines (sends multiple signals over the same line)
- Memory mapped I/O (access HW via memory addresses)



CAMPUS Rosenheim **Computer Science**

F-Bus: Properties

Properties

- 32 bit bus (32 bit addresses, 32 bit words)
- Asynchronous (unclocked: requires handshake for data flow control)
- Universal bus (allows different types of HW)
- Multiplex lines (sends multiple signals over the same line)
- Memory mapped I/O (access HW via memory addresses)
- Multimaster capability (with decentralised DMA control)

Alternatives to these special characteristics will be discussed later.

Summary

of Applied Sciences

CAMPUS Rosenheim **Computer Science**

F-Bus: Properties

Properties


- 32 bit bus (32 bit addresses, 32 bit words)
- Asynchronous (unclocked: requires handshake for data flow control)
- Universal bus (allows different types of HW)
- Multiplex lines (sends multiple signals over the same line)
- Memory mapped I/O (access HW via memory addresses)
- Multimaster capability (with decentralised DMA control)
- Central arbitration and interrupt prioritisation (+ daisy chaining)

Alternatives to these special characteristics will be discussed later.

Computer Science



F-Bus: Participants



A bus component is the master:

(we start with the CPU as the master)


- Starts the bus cycle
- Is the chief on the bus

Summary

of Applied Sciences

CAMPUS Rosenheim **Computer Science**

F-Bus: Participants



A bus component is the master:

(we start with the CPU as the master)

- Starts the bus cycle
- Is the chief on the bus

The communication partner is the slave:

- Responses if the master wants something
- Only sends signals after the master initiated a bus cycle
- (Can send interrupts—but we consider this later...)

Computer Science



Signal line Description

various Supply voltage(s), ground, ...



Computer Science



Signal line Description

various Supply voltage(s), ground, ...

DCOK DC power ok

POK Power ok

INIT Initialize (reset)



Computer Science



Summary

F-Bus: Signal lines

Signal	line	Desc	ription
--------	------	------	---------

Supply voltage(s), ground, ... various

DCOK DC power ok

POK Power ok

INIT Initialize (reset)

ADL00

ADL31

Address data lines (ADL), are used for the transmission of addresses and data in ADL..

time-division multiplex mode; 32-bit bus



F-Bus: Signal lines

Signal line Description

Supply voltage(s), ground, ... various

DCOK DC power ok

POK Power ok

INIT Initialize (reset)

ADL00

Address data lines (ADL), are used for the transmission of addresses and data in ADL..

time-division multiplex mode; 32-bit bus

ADL31

FRAME Start of a bus frame

MSTRRDY Master is ready

REPLAY Slave replay

WRITE Write bus cycle

LOCK Bus lock

BURST Burst cycle Goal Intro F-Bus Basic bus cycles Basic bus cycle protocols Program sequence and bus cycles Access I/O devices Summary

CAMPUS Rosenheim

Computer Science



F-Bus: Interrupt and system vectors

Number Address (hex) Address (dec) Description

0 0x00000000 0 Reset

Computer Science



F-Bus: Interrupt and system vectors

Number	Address (hex)	Address (dec)	Description
0	0x00000000	0	Reset
2	0x00000008	8	Bus error
3	0x000000C	12	Address error
4	0x0000010	16	Illegal instruction
5	0x00000014	20	Division by zero

Computer Science



Summary

F-Bus: Interrupt and system vectors

Number	Address (hex)	Address (dec)	Description
0	0x00000000	0	Reset
2	0x00000008	8	Bus error
3	0x000000C	12	Address error
4	0x0000010	16	Illegal instruction
5	0x0000014	20	Division by zero
24	0x00000060	96	Power fail
32	0x00000080	128	TRAP #0
33	0x00000084	132	TRAP #1
47	0x000000BC	188	TRAP #15

Computer Science



F-Bus: Interrupt and system vectors

	Number 0	Address (hex) 0x00000000	Address (dec)	Description Reset
	2	0x00000008	8	Bus error
	3	0x000000C	12	Address error
	4	0x0000010	16	Illegal instruction
	5	0x0000014	20	Division by zero
	24	0x00000060	96	Power fail
	32	0x00000080	128	TRAP #0
	33	0x00000084	132	TRAP #1
	47	0x000000BC	188	TRAP #15
	48	0x000000C0	192	Parallel interface (FPI)
	50	0x000000C8	200	Serial interface (FSI)
	66	0x00000108	264	DMA disk
	72	0x00000120	288	Realtime clock
f Dr. Florian Künzner SoSe 2022		CΔ 1	$2 - \text{Rus}$ and $1/\Omega$ 1	

Computer Science



Summary

F-Bus: I/O memory layout **Description** Component

Address (hex) Symbol

Control and status register

0xFF000000 FSI.CSR 0xFF000002 FSI.TBUF

Transmit buffer

0xFF000004 FSI.RBUF Receive buffer

F-Bus serial interface

FSI

0xFF000006 FSI.CFR Configuration register

CAMPUS Rosenheim **Computer Science**

I/O memory layout F-Bus: Address (hex) Symbol **Description** Component

0xFF000000 FSI.CSR Control and status register Transmit buffer **FSI** 0xFF000002 FSI.TBUF 0xFF000004 FSI.RBUF Receive buffer F-Bus serial interface 0xFF000006 FSI.CFR Configuration register

0xFF000010 FDD.CSR Control and status register 0xFF000014 Disk address register high **FDD** FDD.DARH Disk address register low F-Bus DMA disk 0xFF000018 FDD.DARL

0xFF00001C Bus address register FDD.BAR 0xFF000020 FDD.BCR Byte count register



Computer Science

F-Bus: I/O memory layout Address (hex) Symbol Description Component

0xFF000000 FSI.CSR Control and status register

0xFF000002 FSI.TBUF Transmit buffer FSI

0xFF000004 FSI.RBUF Receive buffer F-Bus serial interface

0xFF000006 FSI.CFR Configuration register

0xFF000010 FDD.CSR Control and status register

0xFF000014 FDD.DARH Disk address register high FDD

0xFF000018 FDD.DARL Disk address register low F-Bus DMA disk

0xFF00001C FDD.BAR Bus address register

0xFF000020 FDD.BCR Byte count register

OxFF00EFF8 FPI.DRCSR Control and status register

OxFFOOEFFA FPI.DROUT Data out FPI

OxFF00EFFC FPI.DRIN Data in F-Bus parallel interface

F-Bus

Computer Science



Access I/O devices

Summary

F-Bus: I/O memory layout Address (hex) Symbol Description Component

0xFF000000 FSI.CSR Control and status register

0xFF000002 FSI.TBUF Transmit buffer FSI

0xFF000004 FSI.RBUF Receive buffer F-Bus serial interface

0xFF000006 FSI.CFR Configuration register

0xFF000010 FDD.CSR Control and status register

0xFF000014 FDD.DARH Disk address register high FDD

0xFF000018 FDD.DARL Disk address register low **F-Bus DMA disk**

0xFF00001C FDD.BAR Bus address register

0xFF000020 FDD.BCR Byte count register

0xFF00F112 FRTC.BPR

OxFF00EFF8 FPI.DRCSR Control and status register

OxFFOOEFFA FPI.DROUT Data out FPI

OxFF00EFFC FPI.DRIN Data in F-Bus parallel interface

0xFF00F110 FRTC.CSR Control and status register FRTC


Buffer/preset register F-Bus realtime clock

Prof. Dr. Florian Künzner, SoSe 2022 CA 12 - Bus and I/O 1 Slide 12 of 31

Computer Science



F-Bus: Memory layout



- Components are mapped to fixed addresses
- Everything is in the linear address space

Computer Science



F-Bus: Basic bus cycles

Supported basic bus cycles

- **Read**: read one word
- **Write**: write one word
- Atomic read/write: atomically read and write one word
- **Burst read** (or write): read multiple (b_{max}) words


Computer Science



Summary

F-Bus: Basic bus cycles

Read:




Computer Science



Summary

F-Bus: Basic bus cycles

Write:




Computer Science



Summary

F-Bus: Basic bus cycles


Atomic read/write:





F-Bus: Basic bus cycles

Burst read:



Reads b_{max} words within one burst read cycle. In this lecture and in the exam we define $b_{max} = 4$.

CAMPUS Rosenheim **Computer Science**




Basic bus cycle protocols


Bus cycle protocols

- **Read**: read one word
- Write: write one word
- Atomic read/write: atomically read and write one word
- Burst read (or write): read multiple words

Computer Science



Summary



Computer Science



Access I/O devices

Summary



Computer Science



Access I/O devices

Summary



Computer Science




Access I/O devices

Summary





CAMPUS Rosenheim **Computer Science**




Summary








CAMPUS Rosenheim **Computer Science**




Computer Science







CAMPUS Rosenheim **Computer Science**




Computer Science



Access I/O devices

Summary




Computer Science






Computer Science





Computer Science










CAMPUS Rosenheim **Computer Science**






CAMPUS Rosenheim **Computer Science**




Computer Science








CAMPUS Rosenheim **Computer Science**



Computer Science



Bus cycle protocol: atomic read/write



Computer Science




Bus cycle protocol: atomic read/write



Computer Science



Bus cycle protocol: atomic read/write



Prof. Dr. Florian Künzner, SoSe 2022

CA 12 - Bus and I/O 1


Program sequence and bus cycles Basic bus cycle protocols Access I/O devices Summary

CAMPUS Rosenheim

Computer Science



Bus cycle protocol: atomic read/write




Goal Intro F-Bus Basic bus cycles Basic bus cycle protocols Program sequence and bus cycles Access I/O devices Summary

CAMPUS Rosenheim

Computer Science



Bus cycle protocol: atomic read/write




Goal Intro F-Bus Basic bus cycles Basic bus cycle protocols Program sequence and bus cycles Access I/O devices Summary

CAMPUS Rosenheim

Computer Science



Bus cycle protocol: atomic read/write




Slide 22 of 31

Computer Science




Summary



Access I/O devices

Summary




Computer Science



Access I/O devices

Summary



Summary

CAMPUS Rosenheim

Computer Science






Computer Science



Bus cycle protocol: burst read



(9) End:

Reset FRAME signal


Summary

CAMPUS Rosenheim

Computer Science



Bus cycle protocol: burst read



Reset FRAME signal

Computer Science



Summary

Relationship between program sequence and bus cycles

- No bus cycle
- One bus cycle
- Many bus cycles

Computer Science



Summary

Relationship between program sequence and bus cycles

- No bus cycle
- One bus cycle
- Many bus cycles

Computer Science



Summary

Relationship between program sequence and bus cycles

- No bus cycle
- One bus cycle
- Many bus cycles

Computer Science



Summary

Relationship between program sequence and bus cycles

- No bus cycle
- One bus cycle
- Many bus cycles

Computer Science



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD
$$x$$
, y ; $y = x + y$

Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD 3 Ox..4: 2. Word: Address of x 4 Ox..8: 3. Word: Address of y

Computer Science



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD
$$x$$
, y ; $y = x + y$

Resulting bus cycles Nr. Cycle Comment

Compiled progam (image, *.elf)

```
2 Ox..O: 1. Word: Code for ADD
3 Ox..4: 2. Word: Address of x
4 Ox..8: 3. Word: Address of y
5 . . .
```



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD
$$x$$
, y ; $y = x + y$

Resulting bus cycles

Nr. Cycle Comment

1 Read 1. Word: Code for ADD

Compiled progam (image, *.elf)

- 2 Ox..O: 1. Word: Code for ADD
- 3 Ox..4: 2. Word: Address of x
- 4 Ox..8: 3. Word: Address of y
- 5 . . .

Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD
$$x$$
, y ; $y = x + y$

Resulting bus cycles

Nr. Cycle Comment

- 1 Read 1. Word: Code for ADD
- 2 Read 2. Word: Address of x

Compiled progam (image, *.elf)

- 2 Ox..O: 1. Word: Code for ADD 3 Ox..4: 2. Word: Address of x
- 4 Ox..8: 3. Word: Address of y
- 5 . . .

Computer Science



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD
$$x$$
, y ; $y = x + y$

Resulting bus cycles

Nr. Cycle Comment

- 1 Read 1. Word: Code for ADD
- 2 Read 2. Word: Address of x
- 3 Read Operand x

Compiled progam (image, *.elf)

```
2 Ox..O: 1. Word: Code for ADD
3 Ox..4: 2. Word: Address of x
4 Ox..8: 3. Word: Address of y
```

Computer Science



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD
$$x$$
, y ; $y = x + y$

Resulting bus cycles

Nr. Cycle Comment

- 1 Read 1. Word: Code for ADD
- 2 Read 2. Word: Address of x
- 3 Read Operand x
- 4 Read 3. Word: Address of y

Compiled progam (image, *.elf)

```
2 Ox..O: 1. Word: Code for ADD
3 Ox..4: 2. Word: Address of x
```

4 Ox..8: 3. Word: Address of y

Computer Science



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD x, y; y = x + y

Resulting bus cycles

Nr. Cycle Comment

- 1 Read 1. Word: Code for ADD
- 2 Read 2. Word: Address of x
- 3 Read Operand x
- 4 Read 3. Word: Address of y
- 5 Read Operand y

Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD

3 Ox..4: 2. Word: Address of x

4 Ox..8: 3. Word: Address of y

Computer Science



Example 1

Assumption: No cache + no data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

1 ADD x, y; y = x + y

Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD

3 Ox..4: 2. Word: Address of x

4 Ox..8: 3. Word: Address of y

5 . . .

Resulting bus cycles

Nr. Cycle Comment

- 1 Read 1. Word: Code for ADD
- 2 Read 2. Word: Address of x
- 3 Read Operand x
- 4 Read 3. Word: Address of y
- 5 Read Operand y
- 6 Write Result to y

Computer Science



Example 2

Assumption: Cache + data/instruction is in the register

C code

$$1 y = x + y;$$

Assembler code

 $_{1}$ ADD R1, R2 ; R2 = R1 + R2

Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD



Example 2

Assumption: Cache + data/instruction is in the register

C code

1 y = x + y;

Assembler code

 $_{1}$ ADD R1, R2; R2 = R1 + R2

Resulting bus cycles

Nr. Cycle Comment

Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD

Example 2

Assumption: Cache + data/instruction is in the register

C code

1 y = x + y;

Assembler code

 $_{1}$ ADD R1, R2; R2 = R1 + R2

Resulting bus cycles

Nr. Cycle Comment

none

Compiled progam (image, *.elf)

2 Ox..O: 1. Word: Code for ADD

CAMPUS Rosenheim Computer Science




Access I/O devices



CAMPUS Rosenheim **Computer Science**

Memory mapped I/O (MMIO)




Memory addresses assigned for I/O transfer

- Everything is mapped into one address space



Memory mapped I/O (MMIO)




Memory addresses assigned for I/O transfer

- Everything is mapped into one address space
- Addresses an I/O device just like ordinary memory





Memory mapped I/O (MMIO)




Memory addresses assigned for I/O transfer

- Everything is mapped into **one** address space
- Addresses an I/O device just like ordinary memory
- Only a MOVE instruction is required for data transfer

Computer Science



Memory mapped I/O (MMIO)




Memory addresses
assigned for I/O
transfer

- Everything is mapped into one address space
- Addresses an I/O device just like ordinary memory
- Only a MOVE instruction is required for data transfer
- Almost all instructions used to manipulate the memory can be used for I/O devices
- Use of fixed, absolute addresses for the device

Computer Science



Memory mapped I/O (MMIO)




Memory addresses assigned for I/O transfer

- Everything is mapped into one address space
- Addresses an I/O device just like ordinary memory
- Only a MOVE instruction is required for data transfer
- Almost all instructions used to manipulate the memory can be **used** for I/O devices
- Use of fixed, absolute addresses for the device registers

Computer Science



Isolated I/O




- Two separate address spaces: for memory and I/O
- The I/O address space has its own addresses
- Requires special instructions for data transfer: e.g. IN and OUT
- The I/O addresses can't be use in the instructions used to manipulate the memory
- Also called port-mapped I/O (PMIO)

Computer Science



Isolated I/O




- Two **separate address spaces**: for memory and I/O
- The I/O address space has its own addresses

Computer Science



Isolated I/O




- Two separate address spaces: for memory and I/O
- The I/O address space has its own addresses
- Requires special instructions for data transfer: e.g. IN and OUT
- The I/O addresses can't be used in the instructions used to manipulate the memory
- Also called port-mapped I/O (PMIO)

00000

CAMPUS Rosenheim Computer Science

Rosenheim Technical University of Applied Sciences

Isolated I/O



- Two separate address spaces: for memory and I/O
- The I/O address space has its own addresses
- Requires special instructions for data transfer: e.g. IN and OUT
- The I/O addresses can't be used in the instructions used to manipulate the memory
- Also called port-mapped I/O (PMIO)


Summary

CAMPUS Rosenheim

Computer Science



Isolated I/O



- Two **separate address spaces**: for memory and I/O
- The I/O address space has its own addresses
- Requires special instructions for data transfer: e.g. IN and OUT
- The I/O addresses can't be used in the instructions used to manipulate the memory
- Also called port-mapped I/O (PMIO)

Goal Intro F-Bus Basic bus cycles Basic bus cycle protocols Program sequence and bus cycles Access I/O devices Summary

CAMPUS Rosenheim

Computer Science



Memory mapped vs isolated I/O

Memory mapped I/O

Isolated I/O



Computer Science



	Memory mapped I/O	Isolated I/O
Address spaces	I/O registers in the memory ad-	Separate address spaces for +
	dress space are addressed like	I/O and memory.
	normal memory cells.	

Computer Science



	Memory mapped I/O	Isolated I/O
Address spaces	I/O registers in the memory ad-	Separate address spaces for +
	dress space are addressed like	I/O and memory.
	normal memory cells.	
Addresses	Memory mapped I/O devices are	The addresses for the isolated
	treated as memory locations.	I/O devices are called ports .

Computer Science



Summary

	Memory mapped I/O	Isolated I/O
Address spaces	I/O registers in the memory ad-	Separate address spaces for +
	dress space are addressed like	I/O and memory.
	normal memory cells.	
Addresses	Memory mapped I/O devices are	The addresses for the isolated
	treated as memory locations.	I/O devices are called ports .
Memory	Part of the address space is re-	Full memory address space us- +
	served for I/O registers.	able for memory.

CAMPUS Rosenheim **Computer Science**



	Memory mapped I/O	Isolated I/O
Address spaces	I/O registers in the memory ad	Separate address spaces for +
	dress space are addressed like	I/O and memory.
	normal memory cells.	
Addresses	Memory mapped I/O devices are	The addresses for the isolated
	treated as memory locations.	I/O devices are called ports .
Memory	Part of the address space is re-	Full memory address space us- +
	served for I/O registers.	able for memory.
Instructions	Almost any instruction for +	Special instructions such as IN -
	memory access can be used.	or OUT has to be used.

Computer Science



Memory mapped I/O	Isolated I/O
I/O registers in the memory ad	Separate address spaces for +
dress space are addressed like	I/O and memory.
normal memory cells.	
Memory mapped I/O devices are	The addresses for the isolated
treated as memory locations.	I/O devices are called ports .
Part of the address space is re-	Full memory address space us- +
served for I/O registers.	able for memory.
Almost any instruction for +	Special instructions such as IN -
memory access can be used.	or OUT has to be used.
Access protection integrated into +	Separate access protection re-
memory protection	quired "I/O Permission Bit Map",
	IOPL in EFLAGS.
	dress space are addressed like normal memory cells. Memory mapped I/O devices are treated as memory locations. Part of the address space is re- served for I/O registers. Almost any instruction for + memory access can be used. Access protection integrated into +

Computer Science



	Memory mapped I/O	Isolated I/O
Address spaces	I/O registers in the memory ad	Separate address spaces for +
	dress space are addressed like	I/O and memory.
	normal memory cells.	
Addresses	Memory mapped I/O devices are	The addresses for the isolated
	treated as memory locations.	I/O devices are called ports .
Memory	Part of the address space is re-	Full memory address space us- +
	served for I/O registers.	able for memory.
Instructions	Almost any instruction for +	Special instructions such as IN -
	memory access can be used.	or OUT has to be used.
Protection	Access protection integrated into +	Separate access protection re-
	memory protection	quired "I/O Permission Bit Map",
		IOPL in EFLAGS.
Caching	Additional cache prevention -	No inadvertently caching possible +
	necessary	

Computer Science



Summary and outlook

Summary

- Bus systems
- F-Bus
- Bus cycles
- Program sequence and bus cycles
- Access I/O devices

Computer Science



Summary and outlook

Summary

- Bus systems
- F-Bus
- Bus cycles
- Program sequence and bus cycles
- Access I/O devices

Outlook

- I/O programming modes
- Interrupts
- DMA bus cycle
- FSI and FDD (DMA) programming example