


Bisher:



$$Y = \overline{X_1 \cdot X_2}$$

Wie wird das realisiert?

Verwendet:



- Widerstand
- Diode
- Transistor

$$U = R \cdot i$$


Diodenlogik:

P	n	
+	-	leitet
-	+	sperrt

X_1	X_2	$Y = X_1 \cdot X_2$
0	0	0
0	1	0
1	0	0
1	1	1



ODER Gatter:



X_1	X_2	Y
0	0	0
0	1	1
1	0	1
1	1	1

Transistoren: Halbleiter - MOS

Metal Oxide Semiconductor


2 Typen von Transistoren

	p-Kanal		n-Kanal
sperrt	1		0
leitet	0		1
Nur p-Kanal	→	PMOS	
n-Kanal	→	NMOS	
beides	→	CMOS	
		'complementary	


Bsp.: NMOS → Negation / Inverter

x	y
0	1
1	0


✓



Nebenbetrachtung:




P-MOS - Negation




Wdh. p-Kanal Transistor
leitet bei 0 am Gate,
sperrt sonst.

Was berechnet mit




n-Kanal






x_1	x_2	$y = \overline{x_1 + x_2}$
0	0	1
0	1	0
1	0	0
1	1	0




NAND:

p-Kanal



N-Kanal



$x_1 = 0 \vee x_2 = 0$:



Vorteil: nur p-Kanal (PMOS) oder
nur n-Kanal (NMOS):


geringere Anzahl Produktionsschritten

Nachteil: Strom fließt immer

Kombination PMOS + NMOS \rightarrow CMOS

$$\overline{x_1 \cdot x_2}$$


NAND (x_1, x_2)



$$\overline{x_1 + x_2}$$

NOR (x_1, x_2)

NOR (x_1, x_2)



$x_1 \cdot (x_2 + x_3)$

= 1, wenn

$x_1 = 0$
oder
 $(x_2 + x_3) = 0$

x_1	x_2	x_3	$x_1 \cdot (x_2 + x_3)$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

= 0, wenn

$x_1 = 1$
und
 $(x_2 + x_3) = 1$

$(x_1 + x_2) \cdot (x_3 + x_4)$

