



Prof. Dr. Florian Künzner

Technical University of Applied Sciences Rosenheim, Computer Science

Start : 8:01

CA 5 – Processor 1

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier




Overview

What are the properties of a processor?





Processor properties

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Memory model (part of memory lectures)
- Endianness
- Registers
- Addressing modes
- Advanced concepts
 - Instruction scheduling
 - Pipelines
 - Superscalar
 - VLIW
 - Out-of-order memory access



Goal






Goal

CA::Processor 1


- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Endianness

Von Neumann architecture

Von Neumann architecture



[schematic, simplified view]




Von Neumann architecture

Properties:

- Instructions and data are located in the same memory or address space
- Von Neumann – bottleneck:
Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but it's still there!



Von Neumann architecture

Properties:

- Instructions and data are located in the **same memory** or address space
- Von Neumann – bottleneck:
Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but it's still there!




Von Neumann architecture

Properties:

- Instructions and data are located in the **same memory** or address space
- Von Neumann – bottleneck:
Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but it's still there!




Von Neumann architecture

Properties:

- Instructions and data are located in the **same memory** or address space
- Von Neumann – bottleneck:
Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but it's still there!



Von Neumann architecture

Properties:


- Instructions and data are located in the **same memory** or address space
- Von Neumann – bottleneck:
Instruction execution time < Memory access time

Is the Von Neumann bottleneck still relevant?

In order to avoid and mitigate such problems, various strategies have been developed (e.g. cache memory)—but it's still there!

Von Neumann architecture – bottleneck


Von Neumann architecture




[schematic, simplified view]

Von Neumann architecture – bottleneck

Von Neumann architecture




[schematic, simplified view]



Harvard architecture

Harvard architecture




[schematic, simplified view]



Harvard architecture

Properties:


- Separate memory for data and instructions
- Data memory is usually read- and writeable
- Instruction memory is usually read-only. Can't be modified through runtime



Harvard architecture

Properties:


- Separate memory for **data** and **instructions**
- Data memory is usually **read- and writeable**
- Instruction memory is usually **read-only**. Can't be modified through runtime



Harvard architecture

Properties:

- Separate memory for **data** and **instructions**
- Data memory is usually **read- and writeable**
- Instruction memory is usually **read-only**. Can't be modified through runtime



Harvard architecture

Properties:

- Separate memory for **data** and **instructions**
- Data memory is usually **read- and writeable**
- Instruction memory is usually **read-only**. Can't be modified through runtime



Processor architecture

Discussion

**Von Neumann vs Harvard architecture:
Does it play a role nowadays?**



Questions?

All right? \Rightarrow




Question? \Rightarrow



and use **chat**

or

*speak after I
ask you to*



Control unit

Pseudo C code of **control unit** inside the CPU:

```
1 while(true){  
2     fetch_next_instruction();  
3     decode_instruction();  
4     execute_instruction();  
5     if(interrupt_is_requested()) {  
6         save_PC_and_SR();  
7         load_new_PC();  
8     }  
9 }
```

Instruction cycle: in principle, it's an endless loop



Control unit

Pseudo C code of **control unit** inside the CPU:

```
1 while(true){  
2     fetch_next_instruction();          · PC    Program counter  
3     decode_instruction();           ↳ IP    Instruction pointer  
4     execute_instruction();  
5     if(interrupt_is_requested()) {   · SR    Status register  
6         save_PC_and_SR();  
7         load_new_PC();  
8     }  
9 }
```

Instruction cycle: in principle, it's an **endless loop**



Questions?

All right? \Rightarrow




Question? \Rightarrow



and use **chat**

or

*speak after I
ask you to*



Interrupts

What is an interrupt?



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.

- **IRQ** -> Interrupt request
- **ISR** -> Interrupt service routine
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be manipulated (e.g. in supervisor mode by the OS kernel)



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.

- **IRQ -> Interrupt request**
- **ISR -> Interrupt service routine**
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be manipulated (e.g. in supervisor mode by the OS kernel)



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.


- **IRQ -> Interrupt request**
- **ISR -> Interrupt service routine**
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be manipulated (e.g. in supervisor mode by the OS kernel)



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.


- **IRQ -> Interrupt request**
- **ISR -> Interrupt service routine**
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be manipulated (e.g. in supervisor mode by the OS kernel)



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.


- **IRQ -> Interrupt request**
- **ISR -> Interrupt service routine**
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be manipulated (e.g. in supervisor mode by the OS kernel)



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.


- **IRQ -> Interrupt request**
- **ISR -> Interrupt service routine**
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be manipulated (e.g. in supervisor mode by the OS kernel)



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.


- **IRQ -> Interrupt request**
- **ISR -> Interrupt service routine**
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be manipulated (e.g. in supervisor mode by the OS kernel)



Interrupt handling

An **interrupt request (IRQ)** causes the processor to **stop the current workflow** and to process with a predefined **interrupt service routine (ISR)**.

- **IRQ -> Interrupt request**
- **ISR -> Interrupt service routine**
- An ISR is a **function** that is called when an interrupt occurs
- It's just a **memory address** where the function (ISR) starts
- There exist **different types** of interrupts
- The ISR addresses are managed within the CPU with the **interrupt vector table**
- The **interrupt vector table** can be **manipulated** (e.g. in supervisor mode by the OS kernel)



Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
------	------------	---------------	---------	---------

[for example: ARM Cortex-M Exception handlers]

Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any point in an instruction

[for example: ARM Cortex-M Exception handlers]

Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at the end of an instruction

[for example: ARM Cortex-M Exception handlers]

Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at the end of an instruction
Exception	Internal interrupt	internal (e.g. instruction error)	in-synchronous	is usually cancelled and may be repeated later

[for example: ARM Cortex-M Exception handlers]

Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at the end of an instruction
Exception	Internal interrupt	internal (e.g. instruction error)	in-synchronous	is usually cancelled and may be repeated later
System call	Supervisor call (SVC), Trap, Software interrupt	internal	synchronous	SVC n (n is the number of the SVC)

[for example: ARM Cortex-M Exception handlers]

Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at the end of an instruction
Exception	Internal interrupt	internal (e.g. instruction error)	in-synchronous	is usually cancelled and may be repeated later
System call	Supervisor call (SVC), Trap, Software interrupt	internal	synchronous	SVC n (n is the number of the SVC)
Timer	Timer, SysTick, Watchdog	external (clock)	asynchronous	is usually handled at the end of an instruction

[for example: ARM Cortex-M Exception handlers]

Interrupt types

Name	Usual name	Reason, cause	Arrival	Comment
Reset	Reset	external	asynchronous	reset potentially at any point in an instruction
Interrupt	Real interrupt, IRQ	external (e.g. I/O)	asynchronous	is usually handled at the end of an instruction
Exception	Internal interrupt	internal (e.g. instruction error)	in-synchronous	is usually cancelled and may be repeated later
System call	Supervisor call (SVC), Trap, Software interrupt	internal	synchronous	SVC n (n is the number of the SVC)
Timer	Timer, SysTick, Watchdog	external (clock)	asynchronous	is usually handled at the end of an instruction

[for example: ARM Cortex-M Exception handlers]



Exceptions

Examples for exceptions:


- Division by zero
- Illegal instruction code
- Load or store to an unaligned address.
- Unauthorized memory access



Exceptions

Examples for exceptions:


- Division by zero
- Illegal instruction code
- Load or store to an unaligned address.
- Unauthorized memory access



Exceptions

Examples for exceptions:


- Division by zero
- Illegal instruction code
- Load or store to an unaligned address.
- Unauthorized memory access



Exceptions

Examples for exceptions:

- Division by zero
- Illegal instruction code
- Load or store to an unaligned address.
- Unauthorized memory access




Exceptions

Examples for exceptions:

- Division by zero
- Illegal instruction code
- Load or store to an unaligned address.
- Unauthorized memory access




Interrupt flow




Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 (e.g. on the stack)
- 2 Assign new values to
 - PC (from interrupt vector)
 - SR (from a fixed address ("interrupt vector"))



Interrupt flow



Sequence in the control unit

1 Save the old


- PC (program counter) and
 - SR (status register)
- (e.g. on the stack)

2 Assign new values to

- PC (from stack)
- SR (from stack)
- Context and Registers (from stack)
- Call **do_something()**
- Return address (from a fixed address ("interrupt vector"))



Interrupt flow




Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 (e.g. on the stack)

2 Assign new values to
the PC and SR
from a fixed address ("interrupt
vector")



Interrupt flow



Sequence in the control unit


- 1 Save the old
 - PC (program counter) and
 - SR (status register)

(e.g. on the stack)

- 2 Assign new values to

the PC and SR from a fixed address ("interrupt vector")


Interrupt flow



Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 (e.g. on the stack)
- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)
 from a fixed address ("interrupt vector")


Interrupt flow



Sequence in the control unit


- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 - (e.g. on the stack)
- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)
 - from a fixed address ("interrupt vector")

Interrupt flow




Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 - (e.g. on the stack)
- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)
 - from a fixed address ("interrupt vector")




Interrupt flow



Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)
 (e.g. on the stack)
- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)
 from a fixed address ("interrupt vector")

Interrupt flow



Sequence in the control unit

- 1 Save the old
 - PC (program counter) and
 - SR (status register)

(e.g. on the stack)
- 2 Assign new values to
 - PC (program counter) and
 - SR (status register)

from a fixed address ("interrupt vector")



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use **chat**

or

*speak after I
ask you to*



Interrupt vector table

Exception number	IRQ number	Vector	Offset
16+n	n	IRQn	0x40+4n
.	.	.	.
.	.	.	.
18	2	IRQ2	0x48
17	1	IRQ1	0x44
16	0	IRQ0	0x40
15	-1	SysTick, if implemented	0x3C
14	-2	PendSV	0x38
13		Reserved	
11	-5	SVCall <i>0xA1C</i>	0x2C
10		Reserved	
9			
8			
7			
6			
5			
4			
3	-13	HardFault	0x10
2	-14	NMI	0x0C
1		Reset	0x08
		Initial SP value	0x04
			0x00

- Example: Cortex M0
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

[source: Cortex-M0 Generic User Guide (2009), p. 2-22]



Interrupt vector table

Exception number	IRQ number	Vector	Offset
16+n	n	IRQn	0x40+4n
.	.	.	.
.	.	.	.
18	2	IRQ2	0x48
17	1	IRQ1	0x44
16	0	IRQ0	0x40
15	-1	SysTick, if implemented	0x3C
14	-2	PendSV	0x38
13		Reserved	
12	-5	SVCall	0x2C
11		Reserved	
10			
9			
8			
7			
6			
5			
4			
3	-13	HardFault	0x10
2	-14	NMI	0x0C
1		Reset	0x08
		Initial SP value	0x04
			0x00

Example: Cortex M0

- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

[source: Cortex-M0 Generic User Guide (2009), p. 2-22]



Interrupt vector table

Exception number	IRQ number	Vector	Offset
16+n	n	IRQn	0x40+4n
.	.	.	.
18	2	IRQ2	0x48
17	1	IRQ1	0x44
16	0	IRQ0	0x40
15	-1	SysTick, if implemented	0x3C
14	-2	PendSV	0x38
13		Reserved	
11	-5	SVCall	0x2C
10		Reserved	
9			
8			
7			
6			
5			
4			
3	-13	HardFault	0x10
2	-14	NMI	0x0C
1		Reset	0x08
		Initial SP value	0x04
			0x00

- Example: **Cortex M0**
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

[source: Cortex-M0 Generic User Guide (2009), p. 2-22]



Interrupt vector table

Exception number	IRQ number	Vector	Offset
16+n	n	IRQn	0x40+4n
.	.	.	.
18	2	IRQ2	0x48
17	1	IRQ1	0x44
16	0	IRQ0	0x40
15	-1	SysTick, if implemented	0x3C
14	-2	PendSV	0x38
13		Reserved	
12	-5	SVCall	0x2C
10		Reserved	
9			
8			
7			
6			
5			
4			
3	-13	HardFault	0x10
2	-14	NMI	0x0C
1		Reset	0x08
		Initial SP value	0x04
			0x00

- Example: **Cortex M0**
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

[source: Cortex-M0 Generic User Guide (2009), p. 2-22]

Interrupt vector table

Exception number	IRQ number	Vector	Offset
16+n	n	IRQn	0x40+4n
.	.	.	.
.	.	.	.
18	2	IRQ2	0x48
17	1	IRQ1	0x44
16	0	IRQ0	0x40
15	-1	SysTick, if implemented	0x3C
14	-2	PendSV	0x38
13		Reserved	
12	-5	SVCall	0x2C
11		Reserved	
10			
9			
8			
7			
6			
5			
4			
3	-13	HardFault	0x10
2	-14	NMI	0x0C
1		Reset	0x08
		Initial SP value	0x04
			0x00

- Example: **Cortex M0**
- Interrupt request (IRQ)
- For each IRQ one entry
- Each entry contains the address of an ISR

[source: Cortex-M0 Generic User Guide (2009), p. 2-22]




Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction



Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction




Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction




Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction



Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction




Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction




Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction



Interrupt details

Who saves the registers?

- The CPU saves and restores PC and SR
- The ISR has to save the other registers at the beginning
- The ISR has to restore the other registers at the end
- Usually, the operating system does this (if you have one) in advance

Interruption in the middle of an instruction?

- Usually at the end of a CPU instruction
- But: exceptions can interrupt a running CPU instruction



Questions?

All right? \Rightarrow




Question? \Rightarrow



and use **chat**

or

*speak after I
ask you to*



ISA - instruction set architecture

x86 / i386


↳ x86/64 → AMD 64 / Intel 64

IA64 (Itanium)

ARM + F

MIPS

Do you know some common ISAs?



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?



ISA - instruction set architecture


The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?

Instruction format: Instruction length in bytes? Number of addresses? Size of the address fields?



ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.


Degrees of freedom in instruction set architecture (ISA) design

Operations: How many? Which? How complex?

Data types: Which data types can the operations handle?

Instruction format: Instruction length in bytes? Number of addresses? Size of the address fields?

Register: How many? Usable in which way?




ISA - instruction set architecture

The interface for low-level programming, very close to the hardware.

Degrees of freedom in instruction set architecture (ISA) design

- Operations:** How many? Which? How complex?
- Data types:** Which data types can the operations handle?
- Instruction format:** Instruction length in bytes? Number of addresses? Size of the address fields?
- Register:** How many? Usable in which way?
- Addressing:** Addressing types for the operands? Can be combined with the operations arbitrary ("orthogonal") or restricted?




ISA - instruction set architecture

Instruction formats:

Instruction address Example

Operands




ISA - instruction set architecture

Instruction formats:

Instruction address Example
Zero-address ADD

Operands

Operands and result on stack!



ISA - instruction set architecture

Instruction formats:

Instruction address Example


Zero-address ADD

One-address ADD X

Operands

Operands and result on stack!

A = A + X (A = "accu")



ISA - instruction set architecture

Instruction formats:

Instruction address Example

Zero-address

ADD

One-address

ADD X

Two-addresses


ADD X, Y

Operands

Operands and result on stack!

A = A + X (A = "accu")


X = X + Y or Y = X + Y



ISA - instruction set architecture

Instruction formats:

Instruction address	Example	Operands
Zero-address	ADD	Operands and result on stack!
One-address	ADD X	$A = A + X$ (A = "accu")
Two-addresses	ADD X, Y	$X = X + Y$ or $Y = X + Y$
Three-addresses	ADD X, Y, Z	$X = Y + Z$ or ...



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell ($? = 0$) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Critical area in a process


P-Operation in the operating system

Protection through

P and V operation

TAS instruction (or similar)

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare_and_Swap, keyword "Lock-free Programming".



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell ($? = 0$) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Critical area in a process

P-Operation in the operating system

Protection through

P and V operation

TAS instruction (or similar)

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare_and_Swap, keyword "Lock-free Programming".



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell ($? = 0$) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Critical area in a process


P-Operation in the operating system

Protection through

P and V operation

TAS instruction (or similar)

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare_and_Swap, keyword "Lock-free Programming".



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell ($? = 0$) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Critical area in a process


P-Operation in the operating system

Protection through

P and V operation

TAS instruction (or similar)

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare_and_Swap, keyword "Lock-free Programming".



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell ($? = 0$) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Critical area in a process

P-Operation in the operating system

Protection through

P and V operation

TAS instruction (or similar)

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare_and_Swap, keyword "Lock-free Programming".



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell ($? = 0$) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area

Critical area in a process

P-Operation in the operating system

Protection through

P and V operation

TAS instruction (or similar)

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare_and_Swap, keyword "Lock-free Programming".



ISA - special instructions

Synchronisation instructions:

- TAS (test and set) or similar
- Tests a memory cell ($? = 0$) and sets it to one, if the test was successful.
- In the hardware single, atomic (i.e., non-interruptible) operation
- Uses a read-modify-write memory cycle that completes the operation without interruption.

Synchronisation area:

Area


Critical area in a process

P-Operation in the operating system TAS instruction (or similar)

Protection through

P and V operation

In other architectures, partly different, more efficient, much more complicated solutions. Similar: Compare_and_Swap, keyword "Lock-free Programming".



ISA - special instructions: TAS

TAS example for Freescale ColdFire architecture

```

1 byte LOCK = 0; // =0 -> lock is free; !=0 -> locked
2
3 __asm { ;Inline assembly block with assembler instructions
4     GetLock:
5         TAS.B LOCK    ;Sets the N- or Z-Bit depending on LOCK and
6                     ;always sets LOCK = 0x80
7         BNE GetLock ;If was LOCK != 0 then try it again (loop)
8                     ;(BNE, branch not equal)
9
10        ;Now we have the LOCK and we are inside the critical section
11        ;...
12
13 ReleaseLock:
14     CLR.B LOCK    // Sets LOCK = 0
15 }
```




ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes




ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load / store necessary)
- Usually fixed length of opcodes



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load / store necessary)
- Usually fixed length of opcodes



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load / store necessary)
- Usually fixed length of opcodes




ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load / store necessary)
- Usually fixed length of opcodes



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes




ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes



ISA - CISC vs RISC

CISC - complex instruction set computer

- Instructions should be as close as possible to the high-level languages
- Can take a lot of internal CPU cycles for an instruction
- Support for a lot of addressing modes
- Allows compact encoding of programs (one instruction does a lot)

RISC - reduced instruction set computer

- Less, simple instructions
- One instruction should only take a few internal CPU cycles
- Supports only simple addressing modes (load/store necessary)
- Usually fixed length of opcodes



ISA - CISC vs RISC

Discussion

CISC vs RISC: Does it play a role nowadays?



Questions?

All right? \Rightarrow




Question? \Rightarrow



and use **chat**

or


*speak after I
ask you to*



Endianness

Endianness: The definition of the **byte order** within a **long word**.


Register view of a 32bit architecture:



Endianness

Endianness: The definition of the **byte order** within a **long word**.

Register view of a 32bit architecture:



Endianness

Endianness: The definition of the **byte order** within a **long word**.

Register view of a 32bit architecture:

Big Endian





Endianness

Endianness: The definition of the **byte order** within a **long word**.

Register view of a 32bit architecture:

Big Endian



- MSB - Most significant byte
- LSB - Least significant byte

Endianness

Endianness: The definition of the **byte order** within a **long word**.

Register view of a 32bit architecture:


Big Endian




Little Endian



- MSB - Most significant byte
- LSB - Least significant byte





Endianness - Big endian






Endianness - Big endian






Endianness - Little endian






Endianness - Little endian




Endianness - BE/LE

Big endian



Little endian



Endianness - example BE

```
1 #include <stdlib.h>
2 #include <stdint.h>
3
4 int main()
5 {
6     struct employee {
7         char      name[12];
8         uint32_t  age;
9         uint32_t  dept_nr;
10    };
11
12    struct employee smith = {
13        .name      = "JIM SMITH",
14        .age       = 21,    //0x15
15        .dept_nr  = 0x104 //260
16    };
17
18    return EXIT_SUCCESS;
19 }
```

[cmp: [1, p. 95-96]]]


Endianness - example BE

```

1 #include <stdlib.h>
2 #include <stdint.h>
3
4 int main()
5 {
6     struct employee {
7         char name[12];
8         uint32_t age;
9         uint32_t dept_nr;
10    };
11
12    struct employee smith = {
13        .name      = "JIM SMITH",
14        .age       = 21, //0x15
15        .dept_nr   = 0x104 //260
16    };
17
18    return EXIT_SUCCESS;
19 }

```

Big endian memory -> Register



[cmp: [1, p. 95-96]]]


Endianness - example BE

Big endian memory -> Register

```

1 #include <stdlib.h>
2 #include <stdint.h>
3
4 int main()
5 {
6     struct employee {
7         char name[12];
8         uint32_t age;
9         uint32_t dept_nr;
10    };
11
12    struct employee smith = {
13        .name      = "JIM SMITH",
14        .age       = 21, //0x15
15        .dept_nr   = 0x104 //260
16    };
17
18    return EXIT_SUCCESS;
19 }

```



[cmp: [1, p. 95-96]]]

Endianness - example LE

```
1 #include <stdlib.h>
2 #include <stdint.h>
3
4 int main()
5 {
6     struct employee {
7         char      name[12];
8         uint32_t  age;
9         uint32_t  dept_nr;
10    };
11
12    struct employee smith = {
13        .name      = "JIM SMITH",
14        .age       = 21,      //0x15
15        .dept_nr  = 0x104 //260
16    };
17
18    return EXIT_SUCCESS;
19 }
```


[cmp: [1, p. 95-96]]]

Endianness - example LE

```

1 #include <stdlib.h>
2 #include <stdint.h>
3
4 int main()
5 {
6     struct employee {
7         char name[12];
8         uint32_t age;
9         uint32_t dept_nr;
10    };
11
12    struct employee smith = {
13        .name      = "JIM SMITH",
14        .age       = 21, //0x15
15        .dept_nr   = 0x104 //260
16    };
17
18    return EXIT_SUCCESS;
19 }

```




[cmp: [1, p. 95-96]]]

Endianness - example LE

```

1 #include <stdlib.h>
2 #include <stdint.h>
3
4 int main()
5 {
6     struct employee {
7         char name[12];
8         uint32_t age;
9         uint32_t dept_nr;
10    };
11
12    struct employee smith = {
13        .name      = "JIM SMITH",
14        .age       = 21, //0x15
15        .dept_nr   = 0x104 //260
16    };
17
18    return EXIT_SUCCESS;
19 }

```



[cmp: [1, p. 95-96]]]

Endianness - example BE/LE

Big endian memory

	Address offset			
Address	+0	+1	+2	+3
A+00	J 0	I 1	M 2	T 3
A+04	S 4	M 5	I 6	
A+08	H 8	\0 9	\0 10	\0 11
A+0C	00 0	00 1	00 2	15 3
A+10	00 0	00 1	01 2	04 3

Address increment
4 bytes

[cmp: [1, p. 95-96]]

Endianness - example BE/LE

Big endian memory

	Address offset			
Address	+0	+1	+2	+3
A+00	J 0	I 1	M 2	T 3
A+04	S 4	M 5	I 6	T 7
A+08	H 8	\0 9	\0 10	\0 11
A+0C	00 0	00 1	00 2	15 3
A+10	00 0	00 1	01 2	04 3
	Address increment 4 bytes			

Little endian memory

	Address offset			
Address	+0	+1	+2	+3
A+00	J 0	I 1	M 2	T 3
A+04	S 4	M 5	I 6	T 7
A+08	H 8	\0 9	\0 10	\0 11
A+0C	15 0	00 1	00 2	00 3
A+10	04 0	01 1	00 2	00 3
	Address increment 4 bytes			

[cmp: [1, p. 95-96]]




Endianness - usage

Big endian

- IBM Mainframe
- Freescale ColdFire
- Atmel AVR/AVR32
- ARM Thumb and ARM64 (also Apple M1)

Little endian

- Intel x86
- x86-64 (AMD64, Intel 64)
- RISC-V
- Qualcomm Hexagon



Endianness - usage

Big endian

- IBM Mainframe
- Freescale ColdFire
- Atmel AVR/AVR32
- ARM Thumb and ARM64 (also Apple M1)

Little endian

- Intel x86
- x86-64 (AMD64, Intel 64)
- RISC-V
- Qualcomm Hexagon



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use **chat**

or

*speak after I
ask you to*



Endianness - transfer: BE to LE

Big endian		Memory view					
Address	31 24 23 16 15 8 7 0	Address offset +0 +1 +2 +3					
A+00	J 0 I 1 M 2 3						
A+04	S 4 M 5 I 6 T 7						
A+08	H 8 \0 9 \0 10 \0 11						
A+0C	00 0 00 1 00 2 15 3						
A+10	00 0 00 1 01 2 04 3						

Address increment
4 bytes

Endianness - transfer: BE to LE

Big endian				Memory view
	Address	31 24 23 16 15 8 7 0	Address offset	+0 +1 +2 +3
A+00	J 0 I 1 M 2			3
A+04	S 4 M 5 I 6			T 7
A+08	H 8 \0 9 \0 10			\0 11
A+0C	00 0 00 1 00 2			15 3
A+10	00 0 00 1 01 2			04 3

Address increment
4 bytes

(1) Transfer byte by byte

Little endian		Memory view			
	Address	7 0 15 8 23 16 31 24	Address offset	+1 +2 +3	
A+00	J 0 I 1 M 2			3	
A+04	S 4 M 5 I 6			T 7	
A+08	H 8 \0 9 \0 10			\0 11	
A+0C	00 0 00 1 00 2			15 3	
A+10	00 0 00 1 01 2			04 3	

Address increment
4 bytes

Endianness - transfer: BE to LE

Big endian Memory view

Address 31 24|23 16|15 8|7 0

Address offset +0 +1 +2 +3

A+00	J 0	I 1	M 2	3
A+04	S 4	M 5	I 6	T 7
A+08	H 8	\0 9	\0 10	\0 11
A+0C	00 0	00 1	00 2	15 3
A+10	00 0	00 1	01 2	04 3

Address increment 4 bytes

(1) Transfer byte by byte



Little endian Memory view

Address 7 0|15 8|23 16|31 24


Address offset +1 +2 +3

A+00	J 0	I 1	M 2	3
A+04	S 4	M 5	I 6	T 7
A+08	H 8	\0 9	\0 10	\0 11
A+0C	00 0	00 1	00 2	15 3
A+10	00 0	00 1	01 2	04 3

Address increment 4 bytes

Swap

Register/long word view



31	24 23	16 15	8 7	0
3	M 2	I 1	J 0	0
T 7	I 6	M 5	S 4	0
\0 11	\0 10	\0 9	H 8	0
15 3	00 2	00 1	00 0	0
04 3	01 2	00 1	00 0	0

32 bit word

Endianness - transfer: BE to LE

Big endian				Memory view
				Address offset +1 +2 +3
				Address 31 24 23 16 15 8 7 0
J	0	I	1	M 2 3
S	4	M	5	I 6 T 7
H	8	\0	9	\0 10 \0 11
00	0	00	1	00 2 15 3
00	0	00	1	01 2 04 3


Address increment 4 bytes

(1) Transfer byte by byte



Little endian				Memory view
				Address offset +1 +2 +3
				Address 7 0 15 8 23 16 31 24
J	0	I	1	M 2 3
S	4	M	5	I 6 T 7
H	8	\0	9	\0 10 \0 11
00	0	00	1	00 2 15 3
00	0	00	1	01 2 04 3

Address increment 4 bytes



Little endian				Memory view
				Address offset +1 +2 +3
				Address 7 0 15 8 23 16 31 24
J	0	I	1	M 2 3
T	4	I	5	M 6 S 7
\0	8	\0	9	\0 10 \0 11 H 11
15	0	00	1	00 2 00 3
04	0	01	2	00 1 00 3

Address increment 4 bytes

[cmp: [1, p. 95-96]]

Prof. Dr. Florian Künzner, SoSe 2021

Endianness - transfer: BE to LE


Big endian Memory view
Address 31 24|23 16|15 8|7 0
+0 J 0 I 1 M 2 3
A+00 S 4 M 5 I 6 T 7
A+04 H 8 \0 9 \0 10 \0 11
A+08 00 0 00 1 00 2 15 3
A+0C 00 0 00 1 01 2 04 3
A+10

Address increment 4 bytes

Little endian Memory view
Address 7 0|15 8|23 16|31 24
+0 J 0 I 1 M 2 3
A+00 S 4 M 5 I 6 T 7
A+04 H 8 \0 9 \0 10 \0 11
A+08 00 0 00 1 00 2 15 3
A+0C 00 0 00 1 01 2 04 3
A+10

Address increment 4 bytes


(1) Transfer byte by byte




Address 7 0|15 8|23 16|31 24
+0 0 M 1 I 2 J 3
A+00 4 I 5 M 6 S 7
A+04 8 \0 9 \0 10 \0 11
A+08 0 0 1 00 2 00 3
A+0C 15 0 0 1 00 2 00 3
A+10

Address increment 4 bytes

(2) Try to fix it by swapping bytes





Endianness - problem

Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte, ≥ 2)
- Data are transferred between BE/LE systems

No problem occurs if

- Single byte data is transferred byte by byte (e.g. ASCII)
- Data is transferred within same endianness (LE \rightarrow LE, BE \rightarrow BE)



Endianness - problem

Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte, ≥ 2)
- Data are transferred between BE/LE systems

No problem occurs if

- Single byte data is transferred byte by byte (e.g. ASCII)
- Data is transferred within same endianness (LE \rightarrow LE, BE \rightarrow BE)



Endianness - problem


char
uint8_t

Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte, ≥ 2)
 - uint16_t
 - uint32_t
 - int12_t
 - float (double)
- Data are transferred between BE/LE systems

No problem occurs if

- Single byte data is transferred byte by byte (e.g. ASCII)
- Data is transferred within same endianness (LE \rightarrow LE, BE \rightarrow BE)



Endianness - problem

Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte, ≥ 2)
- Data are transferred between BE/LE systems

No problem occurs if

- Single byte data is transferred byte by byte (e.g. ASCII)
- Data is transferred within same endianness (LE \rightarrow LE, BE \rightarrow BE)



Endianness - problem

Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte, ≥ 2)
- Data are transferred between BE/LE systems

No problem occurs if

- Single byte data is transferred byte by byte (e.g. ASCII)
- Data is transferred within same endianness (LE \rightarrow LE, BE \rightarrow BE)



Endianness - problem

Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte, ≥ 2)
- Data are transferred between BE/LE systems

No problem occurs if

- Single byte data is transferred byte by byte (e.g. ASCII) $\stackrel{\text{char}}{=} \text{uint}^{8_2}$
- Data is transferred within same endianness (LE \rightarrow LE, BE \rightarrow BE)


Endianness - problem

Problem can occur if

- Different data types are mixed: numbers, strings, or other data types
- Data type consists of more than one byte (multi byte, ≥ 2)
- Data are transferred between BE/LE systems

No problem occurs if


- Single byte data is transferred byte by byte (e.g. ASCII)
- Data is transferred within same endianness (LE -> LE, BE -> BE)



Endianness - conclusion

Without the knowledge about the data types and the alignment, a transfer between BE/LE systems is not feasible.


Tanenbaum: „*There is no easy solution to this*“ [1, p. 96]



Endianness - conclusion

Without the knowledge about the data types and the alignment, a transfer between BE/LE systems is not feasible.

Tanenbaum: „*There is no easy solution to this*“ [1, p. 96]



Endianness - possible solutions

Possible solution

- Know the endianness (e.g. meta data!)
- Transfer byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally swap the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data




Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- Transfer byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data



Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- Transfer byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data




Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- Transfer byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data




Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- **Transfer** byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data




Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- **Transfer** byte by byte (no problem for single byte data)
- If endianness is different and a long word ist transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data



Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- **Transfer** byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data




Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- **Transfer** byte by byte (no problem for single byte data)
- If endianness is different and a long word ist transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data




Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- **Transfer** byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data



Endianness - possible solutions

Possible solution

- Know the endianness (e.g. **meta data!**)
- **Transfer** byte by byte (no problem for single byte data)
- If endianness is different and a long word is transferred: additionally **swap** the bytes

Some examples:

- Network order: always BE
- Java: always BE; for transfer with others, `ByteOrder` can be set
- Unicode UTF-16/32: uses a BOM (byte order mark)
- TIF files: BE/LE identifier in header
- RPC (remote procedure call): marshalling (data as byte stream) solves the problem by using meta data



Questions?

All right? \Rightarrow




Question? \Rightarrow



and use **chat**

or

*speak after I
ask you to*




Summary and outlook

Summary

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Endianness

Outlook

- Processor registers
- Processor examples
- Addressing modes



Summary and outlook

Summary

- Processor architecture
- Exception and interrupt handling
- Instruction set architecture
- Endianness

Outlook

- Processor registers
- Processor examples
- Addressing modes