

Prof. Dr. Florian Künzner


CA 10 – Associative memory

The lecture is based on the work and the documents of Prof. Dr. Theodor Tempelmeier

Computer Science



Goal



Goal



CA::Associative memory

- Memory hierarchy
- Associative memory
- Translation lookaside buffer
- Cache
- Memory protection



Memory hierarchy

Different kind of memory exists

- On-chip: embedded into IC
- Off-chip: stand alone as a separate hardware
- The more embedded
 - the smaller in hardware size
 - the less memory storage is available
 - the **faster** the **memory**
 - the more expensive in price
- The more stand alone
 - the bigger in hardware size
 - the more memory storage is available
 - the slower the memory
 - the **cheaper** in price



How long does a CPU instruction take?

Consider a modern CPU for a notebook or a workstation (e.g. Intel Core i7/i9). How long does a single instruction take until it is fully executed.*



^{*}Use a **stamp** for your estimate.

Computer Science



How long does a memory access take?

Consider a modern memory module for a notebook or a workstation (e.g. DDR4). How long does a load or store from/to memory take?*



^{*}Use a **stamp** for your estimate.

Computer Science



Memory hierarchy




Figure 1.2: Example of memory hierarchy in an ICT system for the past (a) and for now (b). The speed of the component from bottom to top increases, while the storage volume decreases. Those components are divided into on-chip (embedded with compute circuitry on the same chip) and off-chip (stand-alone as a separate chip).

[source: Dissertation, Enlong LIU, Materials and designs of magnetic tunnel junctions with perpendicular magnetic anisotropy for

Computer Science



Associative memory

Key (address) Value (information)

,	,
key ₀	value ₀
key_1	value ₁
key ₂	value ₂
key ₃	value ₃
key ₄	value ₄
key ₅	value ₅

In principle

- A key to value store (comparable to a JAVA hashtable/dictionary)
- Key: address
- Value: some information

Properties

- Search for key (address) is done in parallel in hardware!
- Access to information is very fast

Usage

- Cache

TLB



Translation lookaside buffer

Computer Science



Address translation

Procedure

- Load page table(s)
- 2 Lookup inside page table(s)
- Address translation

Problem

- Address translation from: virtual to real address required
- Memory access may be required to obtain real address


All that takes a lot of time—even with the MMU!

Computer Science



Translation lookaside buffer

Idea: Use an associative memory for address translation from virtual to real addresses: TLB - Translation lookaside buffer



Key (virt. adr.) Value (real. adr.)

(the dair)	Taras (ream aarr)
virtual_base_address ₀	real_base_address ₀
virtual_base_address ₁	real_base_address ₁
virtual_base_address ₂	real_base_address ₂
virtual_base_address3	real_base_address ₃
virtual_base_address4	real_base_address ₄
virtual_base_address ₅	real_base_address ₅

virtual_base_address: Virtual address without offset
real_base_address: Real (frame) address without offset

Computer Science



Translation lookaside buffer

Address translation: virtual address to real address

Step 1 (fast way):

- Try to obtain the real address through the TLB
- If the TLB
 - contains the entry: done!
 - doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load page table(s)
- Lookup inside page table(s)
- Address translation
- Store address into TLB

Address translation with TLB always tries step 1 first!

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to



Cache

Caches inside the CPU







Loading of data and instructions

Before the CPU can process data, it must first be loaded from memory into the registers.

Problem:

- \blacksquare CPU instructions are very fast (<1ns)
- Memory access is slow (< 30ns)


We should try to bring the data closer to the CPU!

Computer Science



Cache

Idea: Use an associative memory to store data (parts of the main memory) closer to the CPU: the cache!



Key (real adr.) Value (data)

()	(33333)
real_address ₀	data ₀
real_address ₁	data ₁
real_address ₂	data ₂
real_address ₃	data ₃
real_address ₄	data ₄
real_address ₅	data ₅
•••	•••

Computer Science



Cache details (example)

Given details:

■ 16 bit system

■ Cache line size: 4 bytes

■ Real address: 0x0...0100

■ Cache entry: 0x1234

Key (real adr.) Value (data: byte 0 to 3)

	#0	#1	#2	#3
0x00100	0x12	0x34	?	?

This is the view for a BE (big endian) architecture.

Computer Science



Cache

Data access: read/write from/to memory through the cache Step 1 (fast way):

- Try to obtain the data through the cache
- If the cache
 - (cache hit) contains the entry: done!
 - (cache miss) doesn't contain the entry: go to step 2!

Step 2 (slow way):

- Load data from memory or store into memory
- Store data into cache

Data access with cache always tries step 1 first!

- If new data is stored in the cache, old data may have to be replaced.
- A cache hit rate of at least 90% should be achieved.

Computer Science



Cache writing strategies

The modified data in the cache have to be written back to the memory at some time.

Write through

On a write into a word, the data is immediately transferred into cache and the memory.

Write back

- On a write into a word, the data is only changed in the cache.
- On the corresponding cache line (entry), the modified bit is set.
- Temporarily, the **memory contains invalid data** (the old version(s))
- If the cache line (entry) is invalidated, the data is written back to the memory



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to



Intel Core i7 caching

How works the Intel Core i7 caching hierarchy?

- Multiple caches with different sizes
- Von Neumann architecture with Harvard architecture ideas!


Computer Science



Cache example Intel Core i7

CPU Intel i7

7700K





RAM

[simplified schematic view for 1 core]

Intel Core i7 7700K:

- **Split** cache: separate cache for data (D) and instructions (I)
- Cache hierarchy with different sizes: L1,
 L2, and L3
- Cache **line** width 64 bytes

[More infos on cache hierarchy behaviour]

Cache latency:

■ L1(D): 4 cycles

■ L1(I): 5 cycles

■ L2 : 12 cycles

■ L3 : 38 cycles

[source: https://www.7-cpu.com/cpu/www.7-cpu.com]

Prof. Dr. Florian Künzner, SoSe 2021

CA 10 – Associative memory

Slide 22 of 29

Technische Hochschule Rosenheim Technical University of Applied Sciences

Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to



Memory protection

How to protect the memory?



Memory protection unit

A memory protection unit (MPU) is a smaller version of a MMU that only contains the **memory protection support**.

- Privileged software can define the memory regions and its attributes.
- If an access violation is detected by the MPU a fault exception is triggered.

Properties

- Memory region: A fixed base address and a fixed size
- Memory attributes: shared, cached, ...
- Access rights: read, write, execute

A MPU can be used for

- Increased security during code execution
- Different privilege levels in an application
- Strict separation of code, data and stack (also between different tasks)

[see: ARM Cortex M3 - MPU, MPU peripheral]



Memory protection

Memory protection with virtual memory and the MMU

For each page the following information is saved

- R/W = read/write
- RO = read only
- EO = execute only
- U/S = user/supervisor


This is a basis for memory protection.

A **process** can only access memory through the virtual memory mechanism (MMU) and can therefore only access assigned **memory** by the OS.

Computer Science



Memory protection



[source: Is hardware the black hole of computing?]



Questions?

All right? \Rightarrow



Question? \Rightarrow



and use chat

speak after | ask you to

Summary and outlook

Summary

- Memory hierarchy
- Associative memory
- Translation lookaside buffer
- Cache
- Memory protection

Outlook

■ Bus and I/O