The SOF file named "rc4.sof" is located in directory "*/rtl/output_files/rc4.sof"

State of the Lab: working functionalities include:

TOP LEVEL:

```
"/*rtl/ksa.sv"
```

Original written in VHDL, was translated to system Verilog. Additionally, all the other modules are written in system Verilog.

Algorithm part 1, Initialize memory S:

```
"*/rtl/mem_init.sv"
```

The memory is filled with content from 0 to 255. The writing to memory process requires a clock cycle of waiting after "write_enable" is set to on. The instantiation to memory S is included in the ksa.sv.

Algorithm part 2, swapping memory content:

```
"*/rtl/swap.sv"
```

This uses a state machine that first reads and stores the value of "S[i]", then updates value of "j" according to secret key and reads & stores the value of S[j], and lastly swap them by writing them to the memory. Note that the reading from memory process also requires a clock cycle wait time.

Algorithm part 3, decryption:

```
"*/rtl/loop3.sv"
```

This state machine is very similar to the previous one (swapping) with additional interaction with the "check result" module. At the same time, it is more complicated than the swapping state machine since it has to interact with memory S, ROM, and the result memory K, this is implemented by the use of flags which indicate the mem/rom that the decryption module is working with (namely "rom_flag", "s_flag", and "k_falg").

Check result:

```
"*/rtl/check_result.sv"
```

This state machine checks the decrypted byte every time when it is written to the memory K. If the decrypted byte is not a lower case character or spacebar, the state machine will tell module "mem_init", "swap", and "loop3" to restart, and ask "key_gen" to generate a new key to try. If all the bytes written to the memory K pass the check, then the state machine will see this as "secret key found" and light up LED[0].

Key generation:

```
"*/rtl/key gen.sv"
```


This state machine generates new key when the "check result" module ask. Besides, it generates key "24'b0" the first time the system starts without prompt from the "check result" module. If the counter in the module exceeds 22'h3FFFFF (the initial 2 bits of key are zero), in another word, when the state machine finish searching the key space, it would regard the secret key is not found and light up LED[1].

NOTE that the multi-core hasn't been completed.

Simulations:


Operation & explanation of the simulation is written in the comment of every testbench code.

Flow chart:




Decryption result (for task 3):


Message 4:




Message 5:



Message6



Message 7




Message 8:

No key found

Test bench:


For Key generator:

File "*/rtl/key_gen_tb.sv" is the testbench for "key_gen.sv"




For initialize memory:

File "*/rtl/mem_init_tb.sv" is the testbench for "mem_init.sv".



For swap:

File "*/rtl/swap_tb.sv" is the testbench for "swap.sv"



For decryption & check result:

Since decryption is really similar to swap, a simulation is non-necessary.