

RISC-V Instruction Set Architecture I

Muhammad Tahir

Lecture 3

Electrical Engineering Department
University of Engineering and Technology Lahore

Contents

- ① RISC-V ISA
- ② RISC-V Instruction Formats
- ③ Data Processing Instructions
- ④ Memory Access Instructions
- ⑤ Control Instructions

Competing ISAs

- x-86 Architecture – CISC, register-memory, used in desktop computers, servers, proprietary
- ARM Architecture – RISC, register-register, majority of embedded and cellular market, proprietary
- RISC-V Architecture – RISC, register-register, upcoming, open-source

RISC-V ISA

- RISC-V is a modular architecture with one base architecture (mandatory) and multiple extensions (optional)

Table: RISC-V Base architectures.

ISA	Description
RV32I	Base Integer Instruction Set, 32-bit
RV64I	Base Integer Instruction Set, 64-bit
RV128I	Base Integer Instruction Set, 128-bit
RV32E	Base Integer Instruction Set for Embedded Systems, 32-bit (Subset of RV32I)

RISC-V ISA Cont'd

Table: List of RISC-V ISA [extensions](#).

Extension	Description
M	Standard Extension for Integer Multiplication, Division
A	Standard Extension for Atomic Instructions
F	Standard Extension for Single-Precision Floating-Point
D	Standard Extension for Double-Precision Floating-Point
Q	Standard Extension for Quad-Precision Floating-Point
L	Standard Extension for Decimal Floating-Point
C	Standard Extension for Compressed Instructions
B	Standard Extension for Bit Manipulation
J	Standard Extension for Dynamically Translated Languages
T	Standard Extension for Transactional Memory
P	Standard Extension for Packed-SIMD Instructions
V	Standard Extension for Vector Operations
N	Standard Extension for User-Level Interrupts

RISC-V ISA Cont'd

- **Instruction Encoding** ~ variable length, e.g. RV32IC will have 32-bit base and 16-bit compressed extension
- **Addressing Modes** ~ four addressing modes, register, immediate, displacement (including PC-relative)
- **Instruction Operands** ~ number of operands can be from zero to three

RV32I Registers

- General Purpose Registers (GPRs) (32 registers)
 - x0, x1, ..., x31
 - 32-bit wide integer registers
 - x0 is hard-wired to zero
- Control and Status Registers (CSRs)
 - User Level CSRs
 - Supervisor Level CSRs
 - Hypervisor Level CSRs
 - Machine Level CSRs
- Program counter (PC)

RV32I Instruction Set

- Three groups of instructions and corresponding tree
 - Data Processing Instructions
 - Register-Register instructions (R-type)
 - Register-immediate instructions (I-type)
 - Register-immediate instructions (U-type)


RV32I Instruction Set

- Three groups of instructions and corresponding tree
 - Data Processing Instructions
 - Register-Register instructions (R-type)
 - Register-immediate instructions (I-type)
 - Register-immediate instructions (U-type)
 - Memory Access Instructions
 - Load (I-type)
 - Store (S-type)

RV32I Instruction Set

- Three groups of instructions and corresponding tree
 - Data Processing Instructions
 - Register-Register instructions (R-type)
 - Register-immediate instructions (I-type)
 - Register-immediate instructions (U-type)
 - Memory Access Instructions
 - Load (I-type)
 - Store (S-type)
 - Flow Control Instructions
 - Unconditional jump and link (J-type)
 - Unconditional jump via register and link (I-type)
 - Conditional branches (B-type)

RV32I Instruction Set Cont'd



RISC-V Base Instruction Formats: R, I, S, U

- R Format




- I Format



- S Format



- U Format




Opcode field




Operand field

RISC-V Base Instruction Formats: B Format

- Similar to S Format
 - S Format



- B Format




RISC-V Base Instruction Formats: J Format

- Similar to U Format
 - U Format



- J Format



Data Processing Instructions: R Type

- Format: R-type




Table: R type data processing instructions.


Instruction	Operation	Type	Illustration
SLL	Shift Left Logical	R	SLL rd,rs1,rs2
SRL	Shift Right Logical	R	SRL rd,rs1,rs2
SRA	Shift Right Arithmetic	R	SRA rd,rs1,rs2
ADD	Addition	R	ADD rd,rs1,rs2
SUB	Subtraction	R	SUB rd,rs1,rs2
XOR	XOR	R	XOR rd,rs1,rs2
OR	OR	R	OR rd,rs1,rs2
AND	AND	R	AND rd,rs1,rs2

Data Processing Instructions: R Type Cont'd

Table: R type data processing instructions.

Instruction	Operation	Type	Illustration
MUL	Multiply	R	MUL rd,rs1,rs2
MULH	Multiply upper Half	R	MULH rd,rs1,rs2
MULHSU	Multiply Half Sign/Uns	R	MULHSU rd,rs1,rs2
MULHU	Multiply upper Half Uns	R	MULHU rd,rs1,rs2
DIV	Divide	R	DIV rd,rs1,rs2
DIVU	Divide Unsigned	R	DIVU rd,rs1,rs2

- Format: R-type



- The destination register: $rd \leftarrow rs1(func3, func7)rs2$

Data Processing Instructions: I Type

- Format: I-type




Table: I type data processing instructions.


Instruction	Operation	Type	Illustration
ADDI	Add immediate	I	ADDI rd, rs1, imm
ANDI	AND immediate	I	ANDI rd, rs1, imm
ORI	OR immediate	I	ORI rd, rs1, imm
XORI	XOR immediate	I	XORI rd, rs1, imm
SLTI	Set less than immediate	I	SLTI rd, rs1, imm
SLTIU	Set less than immediate unsigned	I	SLTIU rd, rs1, imm

Data Processing Instructions: I Type Cont'd

Table: I type data processing instructions.

Instruction	Operation	Type	Illustration
SLLI	Shift left logical immediate	I	SLLI rd, rs1, shamt
SRLI	Shift right logical immediate	I	SRLI rd, rs1, shamt
SRAI	Shift right arithmetic immediate	I	SRAI rd, rs1, shamt

- Format: I-type



- The shift amount: $\text{imm}[4:0] \leftarrow \text{shamt}$

Data Processing Instructions: U Type

- Format: U-type




Table: U type data processing instructions.

Instruction	Operation	Type	Illustration
LUI	Load Upper Immediate	U	LUI rd, imm
AUIPC	Add Upper Immediate to PC	U	AUIPC rd, imm

- $\text{U-imm} = \text{imm}[31:12] : 12'b0$
- $\text{opcode} = \text{LUI} : \text{rd} \leftarrow \text{U-imm}$
- $\text{opcode} = \text{AUIPC} : \text{rd} \leftarrow \text{pc} + \text{U-imm}$

Memory Access Instructions: I Type

- Format: I-type





Table: I type memory access instructions.

Instruction	Operation	Type	Illustration
LB	Load Byte	I	LB rd, rs1, imm
LH	Load Halfword	I	LH rd, rs1, imm
LW	Load Word	I	LW rd, rs1, imm
LBU	Load Byte Unsigned	I	LBU rd, rs1, imm
LHU	Load Half Unsigned	I	LHU rd, rs1, imm

Memory Access Instructions: I Type Cont'd

- Format: I-type



- $I\text{-}imm = \text{signExtend}(imm[11:0])$
- $opcode = \text{LOAD: } rd \leftarrow \text{mem}[rs1 + I\text{-}imm]$
- $func3 = \text{LW/LB/LBU/LH/LHU}$

Memory Access Instructions: S Type

- Format: S-type





Table: S type memory access instructions.

Instruction	Operation	Type	Illustration
SB	Store Byte	I	SB rs1, rs2, imm
SH	Store Halfword	I	SH rs1, rs2, imm
SW	Store Word	I	SW rs1, rs2, imm

Memory Access Instructions: S Type Cont'd

- Format: S-type



- $S-imm = \text{signExtend}(\text{imm}[11:5], \text{imm}[4:0])$
- $opcode = \text{STORE: } \text{mem}[\text{rs1} + S-imm] \leftarrow \text{rs2}$
- $func3 = \text{SW/SB/SH}$

Memory Access Instructions: Addressing Modes

- PC-relative Addressing: Memory address is the sum of **PC** and an offset (e.g. `auipc`, `jal` and branch instructions). The offset is specified in the instruction.
- Register-offset Addressing: Memory address is the sum of a **Register** and an offset (e.g. `jalr`, `addi` and all memory instructions). The offset is specified in the instruction.
- Absolute Addressing: Memory address is a constant (32-bit) (e.g. the `lui` instruction). Though this addressing can be interpreted as register-offset addressing with `x0` being the register (`x0`-offset).

Flow Control Instructions: J Type

- Format: J-type




Table: J type flow control instructions.

Instruction	Operation	Type	Illustration
JAL	Jump and Link	J	JAL rd, imm

- $J-imm = \text{signExtend}(\text{inst}[31], \text{inst}[19:12], \text{inst}[20], \text{inst}[30:21], 1'b0)$
- $opcode = \text{JAL: } rd \leftarrow pc + 4;$
 $pc \leftarrow pc + J-imm$
- $\text{Jump} = \pm 1\text{MB range}$

Flow Control Instructions: I Type

- Format: I-type




Table: I type flow control instructions.

Instruction	Operation	Type	Illustration
JALR	Jump and Link	I	JALR rd, rs1, imm

- $I\text{-imm} = \text{signExtend}(\text{imm}[11:0])$
- $\text{opcode} = \text{JALR: } rd \leftarrow pc + 4;$
 $pc \leftarrow ((rs1 + I\text{-imm}) \& \sim(0x01))$

Flow Control Instructions: B Type

- Conditional branches: B-type





Table: B type flow control instructions.

Instruction	Operation	Type	Illustration
BEQ	Branch Equal	B	BEQ rs1, rs2, imm
BNE	Branch Unequal	B	BNE rs1, rs2, imm
BLT	Branch Less than	B	BLT rs1, rs2, imm
BGE	Branch Greater equal	B	BGE rs1, rs2, imm
BLTU	Branch Less than Unsigned	B	BLTU rs1, rs2, imm
BGEU	Branch Greater equal Unsigned	B	BGEU rs1, rs2, imm

Flow Control Instructions: B Type Cont'd

- Format: B-type



- $B-imm = \text{signExtend}(\text{inst}[31], \text{inst}[7], \text{inst}[30:25], \text{inst}[11:8], 1'b0)$
- $opcode = \text{BRANCH}:$
 $pc \leftarrow \text{compare}(\text{funct3}, rs1, rs2) ? pc + B-imm : pc + 4$
- $funct3 = \text{BEQ/BNE/BLT/BLTU/BGE/BGEU}$

Suggested Reading

- Read User Manual for the instruction set and its architecture [[Waterman et al., 2016b](#)].
- For Control and Status register description consult Privileged architecture manual [[Waterman et al., 2016a](#)].

Acknowledgment

- Preparation of this material was partly supported by Lampro Mellon Pakistan.

References



Waterman, A., Lee, Y., Avizienis, R., Patterson, D. A., and Asanovic, K. (2016a).

The risc-v instruction set manual volume ii: Privileged architecture version 1.9.

EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-129.



Waterman, A., Lee, Y., Patterson, D. A., and Asanović, K. (2016b).

The risc-v instruction set manual, volume i: User-level isa, version 2.1.

EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-129.