

B.Tech I Year

Regular Course Handbook

Subject Name: Fund. Of Electronics Engineering (Unit-2)



B.Tech First Year: Regular Course Lecture Plan Session 2022-23

Subject Name	FUNDAMENTALS OF ELECTRONICS ENGINEERING
--------------	---

Unit No.	Unit Name	Syllabus Topics	Lecture No
1	Semiconductor Diode, Diode Application & Special Purpose two terminal Devices	Introduction of Semiconductors: Intrinsic & Extrinsic Semiconductors, Types of currents, Movement of electrons & holes etc.	1
		Working of semiconductor diode in no bias, forward bias conditions & reverse bias condition	2
		Explanation of diode equation, V/I characteristics of pn junction diode, Analysis of effect of temperature on different parameters of diode	3
		Problems based on diode equation and temperature effect, Illustration of ideal and simplified circuit representation of diode based on approximations	4
		Problems based on series & parallel circuits of diodes	5
		Explanation of two breakdown conditions under reverse bias conditions, Zener diode As Shunt voltage regulator	6
		Problems based on voltage regulator	7
		Working of Half wave and Full wave rectifiers	8
		Different parameters of rectifiers and comparison between rectifiers on basis of these parameters	9
		Numericals based on rectifiers	10
		Different types of clamps and steps to draw their waveforms, Problems based on clamps	11
		Voltage multiplier	12
		Clippers: Introduction, types and problems	13
		Special Purpose diodes	14
2	Bipolar Junction Transistor and Field Effect Transistor	Illustration of meaning of word transistor, its classification, introduction of structure of BJT, Explanation of current flow in BJT, Conditions for different regions of operation and their uses	15
		Introduction of CB Configurations of BJT: Structure, Current gain, Input Characteristics, Output Characteristics	16
		Output Characteristics of CB configuration (Contd.), CE configuration: Structure, Current gain, Input characteristics	17
		Output characteristics of CE Configuration, Comparision between different configurations of BJT on the basis of different parameters, Numericals based on BJT	18
		Introduction of FET, Classification of FET, Introduction of JFET, Output & transfer characteristics of n channel JFET.	19


B.Tech First Year: Regular Course Lecture Plan Session 2022-23

Subject Name	FUNDAMENTALS OF ELECTRONICS ENGINEERING
--------------	---

Unit No.	Unit Name	Syllabus Topics	Lecture No
		Use of JFET as VVR, Different parameters of JFET. Introduction of DMOSFET, Output and Transfer	20
		Introduction of EMOSFET and its output and transfer characteristics), Comparision between BJT & FET & Comparison between JFET, DMOSFET & EMOSFET.	21
3	Operational Amplifiers	Introduction of Opamp: Block diagram, Differential and common mode operation	22
		Ideal and practical parameters of opamp	23
		Non-inverting and inverting OPAMP, OPAMP as an adder, subtractor	24
		Integrator & differentiator, Comparator	25
		Numerical Problems based upon Op-Amps	26
		Numerical Problems based upon Op-Amps	27
		Introduction of Number system and conversion among them	28
4	Digital Electronics	Introduction of Boolean Algebra, different laws and their use in function Boolean minimization	29
		Introduction of Logic gates, Universal Gates, Realization of basic gates using universal gates	30
		SOP and POS and Canonical form representation	31
		Introduction of K Map: 2&3 Variable	32
		K map: Don't care condition, 4 Variable	33
		K Map: 5 & 6 Variable K map, Numericals on K map	34
		Introduction of Communication system, different components of the system and their importance.	35
5	Fundamentals of Communication Engineering & Introduction to Wireless Communication	Introduction of modulation and its need, Amplitude modulation: Expression, modulation index, Power and current relation of AM	36
		Moulator and demodulator Techniques of AM, Numericals problem based on AM	37
		Overview of wireless communication, Cellular	38
		Different generations and standards In cellular communication systems	39
		Introduction of Radar & Satellite Communication and	40

Transistor $\hat{=}$ Transistor is a device which transfers applied signal from one type of resistor to other type of resistor. For example signal can be transferred from low resistor to high or from high resistor to low.

Classification of transistor $\hat{=}$ Transfer + resistor



$\hat{=}$ Bipolar Junction transistor

$\hat{=}$ Field effect transistor


$\hat{=}$ Junction field effect transistor

$\hat{=}$ Metal oxide semiconductor field effect transistor

Ques 1 Discuss the construction, doping profile and physical appearance of Emitter, Base and collector of a transistor.
 (2020-21, 2015-16, 2013-14)

Ans. Construction of transistor (BJT) $\frac{1}{2}$

BJT consist of a layer of n type material sandwiched between two p type materials or one p type material is sandwiched between two n type materials.



Symbol

Emitter $\frac{1}{2}$ It is the highest doping region in the transistor. It supplies (emits) carrier to the base. It supplies electron to the base in n-p-n and holes in p-n-p.

Base: The middle part of transistor is called base. It is very thin and lightly doped.

So most of the carrier coming from emitter passes to collector.

Collector: Collector collects the carrier which are coming from base. Doping of collector is heavier than base but less than emitter.



Area profile: $C > E > B$

Doping profile: $E > C > B$

Ques 2: Discuss different mode or working regions of BJT.



Ans: BJT operates in three modes.

(i) Active region: In active region emitter-base junction (J_{EB}) is forward biased and collector-base junction (J_{CB}) is reverse biased. In this region BJT works as an amplifier.





(ii) Saturation region: In this region emitter-base junction (J_{EB}) is forward biased and collector-base junction (J_{CB}) is forward biased. In this region BJT

works as a closed switch.



(iii) Cut off region : In this region emitter-base junction (JEB) and collector base junction (JCB) are reverse biased. In this region transistor (BJT) works as a open switch.




Ques 3 :- Explain the operation of n-p-n transistor in active region.

or

Explain various current components in n-p-n transistor with the help of suitable diagram

(2016-17)

Ans :- For active region Emitter base junction (JEB) must be forward biased and collector base junction (JCB) must be reverse biased.



J_E is forward biased by battery V_{EE} so depletion layer will decrease and majority carrier flows from emitter to base giving current I_E . I_E has two components.

$$I_E = I_{EE} + I_{hB} \dots\dots 1$$

- I_{EE} : current due to electrons of emitter
- I_{hB} : current due to holes in base region
Since holes are majority carrier in emitter, so,

$$I_{EE} \gg I_{hB}$$

So eqn 1 becomes

$$I_E = I_{EE} \dots\dots 2$$

In base region there is recombination between electron and holes due to which base current is obtained. As number of holes in base are very small so, base current is very small.

So collector current I_C is reverse biased by V_{cc} and is due to flow of minority carriers from both sides of the junction.

so collector current is given by

$$I_C = I_{e\infty} + I_{C0}$$

$$\text{But } I_{ec} = \alpha I_E$$

$$I_C = \alpha I_E + I_{C0}$$

And

$$I_E = I_B + I_C$$

where α is transbortation factor or current gain of BJT

Ques $\frac{1}{4}$ Why BJT is called bipolar device?

Ans BJT is called bipolar device because its operation depends on both majority and minority carriers.


Transistor configuration or Connection :-

- Transistor has three terminals emitter, base and collector. But we require four terminals to connect the transistor in a circuit as an amplifier. Two for input and two for output.
- This is achieved by making one terminal of transistor common to input and output.
- So, transistor has three configurations based on common terminal.

- i) Common base configuration (CB)
- ii) Common emitter configuration (CE)
- iii) Common collector configuration (CC)

Ques :- 1 Explain the working of common base circuit with its circuit diagram. (2015-16)

Ans :- In common base input is applied between emitter and base. Output is taken out from collector and base. So base is common between input and output.



i) DC current gain (α): It is the ratio of output current (I_C) to the input current (I_E)

$$\boxed{\alpha = \frac{I_C}{I_E}}$$

Since $I_E > I_C$ so value of α is less than 1. Value of α ranges from 0.90 to 0.99. So no current gain is available in eB configuration.

ii) Expression for output current:


$$I_C = I_{Ee} + I_{CO}$$

$$\text{but } I_{Ee} = \alpha I_E$$

$$\boxed{I_C = \alpha I_E + I_{CO}}$$


for CB $I_C = I_{CB0}$ ~~$I_E = 0$~~

(Reverse leakage current between collector and base while emitter is open i.e. $I_E = 0$)



Ques 2 :- Explain the working of common emitter circuit. (2016-17, 2010-16)

Ans :- In CE configuration input is applied between base and emitter while output is taken out from collector and emitter. So, emitter of transistor is common to both input and output.



i) DC current gain (β) is the ratio of output current (I_C) to the input current (I_B).

$$\beta = \frac{I_C}{I_B}$$

Since value of $I_B \ll I_C$. So $\beta \gg 1$. So current gain is available in CE configuration. Val of β varies from 20 to 500.

(ii) Expression for output current :-

$$I_C = \alpha I_E + I_{CBO}$$

$$I_C = \alpha(I_C + I_B) + I_{CBO} \quad (I_E = I_C + I_B)$$

$$I_C = \alpha I_C + \alpha I_B + I_{CBO}$$

$$I_C(1 - \alpha) = \alpha I_B + I_{CBO}$$

$$I_C = \left(\frac{\alpha}{1 - \alpha}\right) I_B + \left(\frac{1}{1 - \alpha}\right) I_{CBO}$$

$$\text{but } \beta = \frac{\alpha}{1-\alpha}$$

$$\frac{\alpha}{1-\alpha} + 1 = \beta + 1$$

$$\frac{1}{1-\alpha} = \beta + 1 \quad \dots \quad 2$$


using eqn ① and ②

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

$$I_C = \beta I_B + I_{CEO}$$

where I_{CEO} : leakage current between collector and emitter while base is open i.e. $I_B=0$

$$I_{CEO} = (\beta + 1) I_{CBO}$$



$$I_C = \beta I_B + I_{CEO} - I_E$$


$$I_C = \beta I_B + I_{CEO} \rightarrow CB$$

$$I_C = I_{CBO}$$

$$I_{CEO} = (\beta + 1) I_{CBO}$$

Ques:- 1 Explain the common collector configuration in case of n-p-n transistor. (2015-16)

Ans:- In CC configuration input is applied between base and collector while output is taken out from emitter and collector. So, collector of transistor is common to both input and output.



i) DC current gain β is the ratio of output current (I_E) to the input current (I_B).

$$\gamma = \frac{I_E}{I_B}$$

Since value of $I_B \ll I_E$. So $\gamma \gg 1$. Therefore current gain is available in CC configuration. But voltage gain is not available in CC.

ii) Expression for output current :-

$$\begin{aligned} I_E &= I_B + I_C \\ &= I_B + (\alpha I_E) + I_{CBO} \end{aligned}$$

$$I_E(1-\alpha) = I_B + I_{CBO}$$

$$I_E = \frac{I_B}{1-\alpha} + \frac{I_{CBO}}{1-\alpha}$$

$$\text{But } V = \frac{1}{1-\alpha}$$

$$\boxed{\text{So } I_E = V I_B + V I_{CBO}}$$

Ques 2 Derive the relation between α , β , and V .

Ans 2 We know that

$$\alpha = \frac{I_C}{I_E} \text{ and } \beta = \frac{I_C}{I_B}$$

Dividing both sides by I_C

$$\frac{I_E}{I_C} = \frac{I_B + I_C}{I_C}$$

$$\frac{I_E}{I_C} = \frac{I_B}{I_C} + 1$$

$$\frac{1}{\alpha} = \frac{1}{\beta} + 1$$

$$\frac{1}{\alpha} = \frac{1+\beta}{\beta} \Rightarrow \alpha + \alpha\beta = \beta$$

$$\beta(1-\alpha) = \alpha$$

$$\boxed{\beta = \frac{\alpha}{1-\alpha}}$$

$$\text{Now } I_E = I_B + I_C$$

Dividing both sides by I_B

$$\frac{I_E}{I_B} = \frac{I_B}{I_B} + \frac{I_C}{I_B}$$

$$\boxed{V = \beta + 1}$$


$$V = \frac{\alpha}{1-\alpha} + 1$$

$$\boxed{V = \frac{1}{1-\alpha}}$$

Ques 2 what is base width modulation / early effect? (2011-12)


Ans Base width modulation

- In active region J_{EB} is forward biased and J_{CB} is reverse biased. Also doping profile is $D_E > D_C > D_B$
- So width of depletion layer formed on $E-B$ junction and $C-B$ junction is non uniform. At both the junction major width of depletion is towards the base. So effective width of base is very small.
- On increasing V_{CB} effective width of base region further reduces. This effect is called base width modulation or early effect.
- On increasing V_{CE} , I_E and I_C increases but I_B decreases (Due to reduction in base width, possibility of recombination in this region reduces)
- Thus α, β, γ increases.




Ques 1: Draw the I/P and O/P characteristics of common base (CB) configuration. (2011-12, 2010-11)

Ans:




Input characteristics: It is the graph between input current and input voltage for a constant output voltage. In CB configuration input current is I_E and input voltage is V_{BE} while output voltage is V_{CB} .



Important point:

- Input characteristics is identical to the V-I characteristics of forward biased diode.
- As V_{CB} increases I_E increases slightly due to early effect.

Output Characteristics: It is the graph between output current and output voltage for constant input current. If CB output current is I_C and output voltage is V_{CB} while Input current is I_E .



Active region: For given α and I_E , I_C is dependent only on I_{CBO} which is slightly dependent on V_{CB} . So graph of active region is almost constant.

$$I_C = \alpha I_E + I_{CBO}$$

Saturation region: When the transistor is switched from active to saturation region a large change in collector current for very small value of forward bias voltage at collector-to-base junction is obtained in negative direction.

Cut-off region: When both the junction are reverse biased a very small collector current is obtained which is close to horizontal line.

$$I_C = \alpha I_E + I_{CBO}$$


In cut-off region $I_E = 0$

Then $I_C = I_{CBO}$


Ques 2 Draw the I/P and O/P characteristics of common emitter configuration.

Ans

(2010-11, 2011-12
2015-16, 2020-21)




Input characteristics is the graph between input current and input voltage for a constant output voltage. In CE input current is I_B and input voltage is V_{BE} while output voltage is V_{CE} .



Important points

- Input characteristics is identical to the V-I characteristics of forward biased p-n junction diode.
- As V_{CE} increases I_B decreases slightly due to early effect.

Output characteristics of it is a graph between output current and output voltage for constant input current. For CB output current is I_C and output voltage is V_{CE} while input current is I_B .



- Active region: For given β and I_B , I_C is dependent on $(\beta + 1) I_{CBO}$ which is more dependent on V_{CE} than the case in CB. So graph of active region has some slope showing change in I_C on changing in V_{CE}

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

- Saturation region: When the transistor is switched from active region to saturation region a large change in collector current for very small change in collector voltage is obtained in negative direction.

- cut-off region: When both junction are reverse biased a very small collector current is obtained which is close to horizontal axis.

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

$$\text{In cutoff region } I_B = 0$$

$$\text{Then } I_C = (\beta + 1) I_{CBO}$$

Ques 1 Compare different configuration of BJT.

Ans

S.N.	Characteristics	Common Base	Common Emitter	Common Collector
1.	Input resistance	low (about 100Ω)	low (about 750Ω)	very high (about $750k\Omega$)
2.	Output resistance	very high (about $450k\Omega$)	high (about $45k\Omega$)	Low (about 50Ω)
3.	Voltage gain	high (about 150)	very high (about 500)	No gain (less than 1)
4.	Current gain	NO (less than 1)	High	very high
5.	Application	For high frequency application	For audio frequency application	For Impedance matching

Ques 2 Why BJT is called current controlled device. (2017-18)

Ans: BJT is called current controlled device because output is controlled by input current. In BJT the base current controls the current flow from emitter to collector.

Ques 3 - In n-p-n transistor with $\beta = 90$ is operated in the CB configuration. If the emitter current is 2mA and reverse saturation

current is 12.00 A. what are the base and collector current? (2016-17)

Soln: Given: $\beta = 98$, $I_E = 2 \text{ mA}$, $I_{CBO} = 12.00 \text{ A}$

$$\alpha = \frac{\beta}{1+\beta} = \frac{98}{1+98} = 0.989$$

For CB. $I_C = \alpha I_E + I_{CBO}$

$$= 0.989 \times 2 \times 10^{-3} + 12 \times 10^{-6}$$

$$= 1.99 \text{ mA}$$

$$I_E = I_C + I_B$$

$$I_B = I_E - I_C = 2.00 - 1.99 = 0.01 \text{ mA}$$

Ques 4 A transistor having $\alpha = 0.975$ and $I_{CO} = 10 \text{ mA}$ is operated in CE mode. what is β for the configuration if the I_B is 250 μA then calculate I_E & I_C . (2013-14)

Ans: Given $\alpha = 0.975$, $I_B = 250 \mu\text{A}$, $I_{CO} = I_{CEO} = 10 \text{ mA}$

$$\beta = \frac{\alpha}{1-\alpha} = \frac{0.975}{1-0.975} = \frac{0.975}{0.025} = 39$$

Now for CE

$$I_C = \beta I_B + I_{CEO}$$

$$= 39 \times 250 \times 10^{-6} + 10 \times 10^{-6}$$


$$= 9.76 \text{ mA}$$

$$I_E = I_C + I_B$$

$$= 9.76 + 0.25$$

$$= 10.01 \text{ mA}$$

- The BJT has two principal disadvantages:
 - i) It has low input impedance due to forward biased emitter junction.
 - ii) It has considerable noise level.
- The above mentioned problems are overcome by field effect transistor (FET).
- The FET has large input impedance by virtue of its construction and biasing.
- The FET is generally much less noisy than bipolar transistor.
- Classification of FET




FET: Field effect transistor

JFET: Junction field effect transistor

MOSFET: metal Oxide semi-conductor field effect transistor



Ques:1 Explain the construction and working of N-channel JFET. Draw the drain characteristics and transfer curves. (2015-16, 2016-17, 2017-18).

Ans: Construction: A n-channel JFET have n-type base. On both side of base two heavily doped p regions are formed. So two p-n junction is formed, which are internally connected by a gate terminal. Other two terminal are drain and source.




Operation: (i) V_{DS} = positive (> 0) (ii) $V_{GS} = 0$

- When V_{DS} is increased more and more electrons move from source to drain. So current increases and depletion layer also increases. So, channel becomes narrower.
- If V_{DS} is further increased a condition comes when depletion layer just touches each other. This condition is called pinch-off condition.
- The value of V_{DS} which establish this condition is called pinch-off voltage (V_p). After pinch-off current becomes constant.



(ii) $V_{DS} = +ve (> 0)$ and $V_{GS} = -ve (< 0)$


- As V_{GS} is increased, pinch-off condition comes earlier and pinch-off voltage decreases in parabolic manner.
- At $V_{GS} = V_p$, current I_D will be zero.



JFET characteristics

- JFET have two types of characteristics
- Drain or output characteristics
- Transfer characteristics

- i) Drain or output characteristics \Rightarrow It is the curve between drain current (I_D) and drain to source voltage (V_{DS}) while gate to source voltage (V_{GS}) should be constant.



- Ohmic region \Rightarrow The current I_D increases linearly with V_{DS}
 \rightarrow In ohmic region the slope of graph is dependent on V_{GS} . So FET can be used as voltage controlled resistance in this region.
- Saturation region or Active region \Rightarrow
 - \rightarrow After pinch-off condition the drain current is constant (I_{DSS}) and this region is called saturation region.
 - \rightarrow In this region FET used as an amplifier.

- ii) Transfer characteristics \Rightarrow It is the graph between drain current (I_D) and gate-to-source voltage (V_{GS}) while drain to source voltage (V_{DS}) should be constant. I_D & V_{GS} are related by Shockley eqn.

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

Let $I_{DSS} = 8 \text{ mA}$ & $V_P = -4 \text{ V}$

Q) $V_{GS} = 0 \text{ V}$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$= 8 \left[1 - \frac{0}{-4} \right]^2 = 8 \text{ mA}$$

b) $V_{GS} = -1 \text{ V}$

$$I_D = 8 \left(1 - \frac{-1}{-4} \right)^2 = 4.5 \text{ mA}$$

c) $V_{GS} = -2 \text{ V}$

$$I_D = 8 \left(1 - \frac{-2}{-4} \right)^2 = 2 \text{ mA}$$


d) $V_{GS} = -3 \text{ V}$

$$I_D = 8 \left(1 - \frac{-3}{-4} \right)^2 = 0.5 \text{ mA}$$

e) $V_{GS} = -4 \text{ V}$

$$I_D = 8 \left(1 - \frac{-4}{-4} \right)^2 = 0 \text{ mA}$$

1. $I_D (\text{mA})$



$$ID = 0 \text{ mA}, V_{GS} = V_P$$

Transfer characteristics


Ques 1: Explain how FET can be used as voltage variable resistor. (2017-18, 2016-17, 2015-16)

Ans $\frac{1}{2}$ JFET works as voltage variable resistance (VVR) in ohmic region. The resistance of JFET is given by.

$$r_d = \frac{r_0}{\left[1 - \frac{V_{GS}}{V_P} \right]^2}$$

where $r_0 = 10 \text{ k}\Omega$ (Resistance at $V_{GS}=0$)

$$r_d = \frac{10}{\left[1 - \frac{0}{-4} \right]^2} = 10 \text{ k}\Omega$$



Q) At $V_{GS} = -2$

$$r_d = \frac{10}{\left(1 - \frac{-2}{-4}\right)^2} = 13.33 K\Omega$$

So JFET works as variable resistance or voltage-controlled resistance in ohmic region.

~~Q) Discuss the various FET parameters and derive relation between them.~~

Ans Q) Ac drain resistance \Rightarrow It is the ratio of change in drain to source voltage (ΔV_{DS}) and change in drain current (ΔI_D) at constant V_{GS}

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D} \quad | V_{GS} = \text{constant}$$

Q) Transconductance (g_m) \Rightarrow It is the ratio of change in drain current (ΔI_D) and change in gate to source voltage (ΔV_{GS}) at constant drain to source voltage (V_{DS})

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \quad | V_{DS} = \text{constant}$$

$$= \frac{dI_D}{dV_{GS}}$$

Unit of g_m is Siemens.

Q) Amplification factor (μ) \Rightarrow It is ratio of change in drain to source voltage (ΔV_{DS}) and change in gate to source voltage (ΔV_{GS}) at constant drain current (I_D)

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \quad | \text{at constant } I_D$$

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \times \frac{\Delta I_D}{\Delta I_D} = \frac{\Delta V_{DS}}{\Delta I_D} \times \frac{\Delta I_D}{\Delta V_{GS}}$$

$$\Rightarrow \boxed{\mu = g_m \times r_d}$$

Ques 3 $\frac{0}{0}$ show that transconductance g_m of JFET is related to drain current I_D by

$$g_m = \frac{2}{V_P} \sqrt{I_{DSS} \cdot I_D}$$

Ans $\frac{0}{0}$ from Shockley eqn.

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2 \quad \dots \dots \quad (1)$$

diff. eqn 1 w.r.t. V_{GS}

$$\frac{dI_D}{dV_{GS}} = I_{DSS} \times 2 \left[1 - \frac{V_{GS}}{V_P} \right] \times -\frac{1}{V_P}$$

But $g_m = \frac{dI_D}{dV_{GS}}$

$$\boxed{g_m = -\frac{2I_{DSS}}{V_P} \left(1 - \frac{V_{GS}}{V_P} \right)} \quad \dots \dots \quad (2)$$

From eqn 1. $1 - \frac{V_{GS}}{V_P} = \sqrt{\frac{I_D}{I_{DSS}}} \quad \dots \dots \quad (3)$


Using 2 and 3 $g_m = -\frac{2I_{DSS}}{V_P} \sqrt{\frac{I_D}{I_{DSS}}}$

$$\boxed{g_m = -\frac{2}{V_P} \sqrt{I_{DSS} \cdot I_D}}$$

Ques 1 Explain the construction and working of n-channel depletion type MOSFET. Also draw its drain and transfer characteristics. (2011-12, 2013-14, 2014-15
Ans 2 Q.S. 16 2020-21)

construction of n channel depletion type MOSFET has p type base (substrate). Then two n region are formed. A thin layer of SiO_2 (silicon dioxide) is deposited. Drain and source are connected with metallic contact. A n-channel is formed between two n regions. Gate is insulated from n channel by SiO_2 (insulator). So I_G is zero. It is also called insulated gate field effect transistor (IGFET).



Drain(D) SiO_2 nchannel



Source n-channel D-MOSFET
(CS)


Operation (i) $V_{GS} = 0$, $V_{DS} = +\text{ve} (> 0)$

- When V_{DS} increases more and more electrons move from source to drain. So current increases. A condition come when current become constant.
- This condition is called pinch-off condition. The value of V_{DS} which established this condition is called pinch off voltage (V_P). After pinch-off current becomes constant.




ii) $V_{DS} = +ve (> 0)$, $V_{GS} = -ve (< 0)$

- If V_{GS} is increased then holes in p type substrate move towards the channel.
- So, recombination process occurs in channel.
- So, pinch-off condition comes earlier and pinch-off voltage decreases in parabolic manner. This is called de-biasing mode.




(iii) $V_{DS} = +ve (> 0)$ and $V_{GS} = +ve (> 0)$

- If positive voltage is applied at gate then electrons in p type substrate move towards the channel.
- So number of electrons in channel increases. So current V_{GS} increases. This is called enhancement mode.




- Characteristics \Rightarrow It has two types of characteristics.
- i) Drain or output characteristics \Rightarrow It is the curve between drain current (I_D) and drain to source voltage (V_{DS}) at constant gate to source voltage (V_{GS}).
 - ii) Transfer characteristics \Rightarrow It is the curve between drain current (I_D) and gate to source voltage (V_{GS}) at constant drain to source voltage (V_{DS}).



Ques: 1 Describe the construction working of enhancement mode MOSFET. Draw drain & transfer characteristics. (2009-10, 2011-12, 2012-13, 2013-14, 2015-16, 2020-21)

Ans. Construction: n channel Enhancement MOSFET has p type substrate. In p type substrate two n regions are formed. A thin layer of SiO_2 (Silicon dioxide) is deposited. Drain and source are connected with the help of metallic contact. There is no channel between two n regions.



Operation


(i) $V_{DS} = +\text{ve} (> 0)$ and $V_{GS} = 0$

If V_{DS} is increased then

no current will flow because

there is no channel.

$$\text{I}_D = 0$$




(ii) $V_{DS} = +\text{ve} (> 0)$ and $V_{GS} = +\text{ve} (> 0)$, $V_{GS} \neq 0$

If positive gate voltage is applied at gate then electron in p-type move towards S.

the gate and holes move away from the gate.

• At $2V$ no channel is formed.
But after $2V$ channel is formed.


• This $2V$ is called threshold voltage (V_T). If V_{GS} is further increase then I_D continuously increases. This is called enhancement MOSFET.



Characteristics of it has two types of characteristics.

(i) Drain or output characteristics of it is the curve between drain current (I_D) and drain to source voltage (V_{DS}) at constant gate to source voltage (V_{GS}).

(ii) Transfer characteristics of it is the curve between drain current (I_D) and gate to source voltage (V_{GS}) at constant drain to source voltage (V_{DS}).





Ques-1 List the difference between JFET & BJT.
(2008-09, 2012-13, 2020-21)

Ans :- Difference between JFET & BJT

S.N.	JFET	BJT
1.	✓ It is unipolar device i.e. operation depends only on majority carrier.	✓ It is bipolar device i.e. operation depends on majority and minority carrier both.
2.	✓ Voltage controlled device i.e. output is controlled by voltage	✓ current controlled device i.e. output is controlled by current
3.	Input impedance is very high.	Input impedance is very low.
4.	Temperature independent due to absence of minority carrier	Temperature dependent due to presence of minority carrier
5.	Power consumption is low	power consumption is high.
6.	more cost	less cost
7.	Less noisy	more Noisy

Ques 2 List the difference between D-MOSFET & E-MOSFET.

Ans: difference between D-MOSFET & E MOSFET

S.N.	D	E
1.		
2.	In D MOSFET channel is present	In E MOSFET channel is not present
3.	It works in depletion and enhancement mode both.	It works in enhancement mode only
4.	SiO_2 layer is between gate and channel	SiO_2 layer is between gate and substrate.
5.	No threshold voltage	Threshold voltage exist.

Ques 3 In JFET $I_{DSS} = 8 \text{ mA}$, $V_p = -4$ biased at $V_{GS} = 0$. Determine value of g_m . (2015-16)

SOP give $I_{DSS} = 8 \text{ mA}$, $V_p = -4 \text{ V}$, $V_{GS} = -1.0 \text{ V}$

$$\begin{aligned}
 g_m &= \frac{2I_{DSS}}{|V_p|} \left[1 - \frac{V_{GS}}{V_p} \right] \\
 &= \frac{2 \times 8}{4} \left[1 - \left(\frac{-1.0}{-4} \right) \right] \\
 &= 2.2 \text{ mS}
 \end{aligned}$$

5 Year's
University Paper Questions
(AKTU Question Bank)

B. Tech I Year [Subject Name: Fund. Of Electronics Engineering]

5 Years AKTU University Examination Questions		Unit-2	
S. No	Questions	Session	Lecture No
1	Describe the construction of npn BJT?	2020-21	18
2	Explain why BJT is Bipolar Device?	2015-16	18
3	Discuss Doping profile and physical appearance of Emitter, base and collector of a transistor?	2013-14	18
4	Thickness of base is typically smaller than emitter and collector. Why?	2011-12	18
5	Transistor is in saturation when _____?	2010-11	18
6	Draw the I/P and O/P characteristics of Common Base Configuration?	2015-16, 2011-12	19
7	Draw the I/P and O/P characteristics of Common Emitter Configuration?	2020-21, 2015-16, 2011-12, 2010-11	20
8	What is Base Width Modulation? How it affects the characteristics of CB and CE configuration?	2011-12	20
9	Explain the Common Collector Configuration in case of npn Transistor?	2015-16	21
10	How a transistor can be defined as a Current operated Device?	2013-14	21
11	Derive the relationship $I_c = \beta I_b + I_{cbo}$?	2013-14	21
12	A transistor having $\alpha = 0.975$ and $I_{co} = 10\mu A$ is operated in CE mode. What is β for this configuration? If the I_b is $250\mu A$ then calculate I_e and I_c ?	2013-14	21
13	A npn transistor having $\alpha = 0.98$ and $I_{co} = 10\mu A$ is operated in CB mode. If the I_e is 3 mA then calculate I_b and I_c ?	2010-11	21
14	The α and β of a transistor are 0.99 and 99 if its I_{cbo} is 0.1 A then I_{ceo} is _____?	2009-10	21
15	Derive the relationship between α and β ?	2011-12	21
16	Determine I_e , α and β of CB transistor when $I_c = 7\text{ mA}$, $I_b = 0.1\text{ mA}$?	2011-12	21
17	How electric field in FET controls a drain Current?	2013-14	22
18	What is Pinch off Condition in FET?	2011-12	22
19	Explain Ohmic region of JFET?	2015-16	22
20	Explain the working of N channel JFET?	2009-10	22
21	Explain the Construction and characteristics of JFET?	2008-09	22
22	Explain the Characteristics, Working and Construction of P channel Enhancement type Mosfet?	2015-16, 2014-15	23
23	Explain why FET is Voltage Variable resistor?	2015-16, 2014-15	23
24	Explain the Transconductance curve of JFET?	2015-16	23
25	In JFET $I_{dss}=6\text{ mA}$, $V_p=-3\text{ V}$ biased at $V_{gs}=-2\text{ V}$. Determine the value of transconductance?	2015-16	23
26	In JFET $I_{dss}=8\text{ mA}$, $V_p=-4\text{ V}$ biased at $V_{gs}=-1.8\text{ V}$. Determine the value of transconductance?	2015-16	23

B. Tech I Year [Subject Name: Fund. Of Electronics Engineering]

27	Define Ohmic Region, gate cut-off voltage and transconductance in JFET?	2012-13	23
28	Given $Id_{ss} = 9\text{mA}$ and $V_p = -3.5V$ determine Id when $V_{gs}=0V$ and $V_{gs}=-2V$?	2011-12	23
29	In JFET $Id_{ss}=6\text{mA}$, $V_p=-4.5V$ biased at $V_{gs} = -1.8V$, Determine Id at $V_{gs}=-2V$ and $-3.6V$?	2011-12	23
30	Why JFET is called Voltage Controlled device ? Draw its structure and O/P characteristics of P channel JFET Indicate different regions and its significance?	2010-11	23
31	Define: Id_{ss} , Pinch off Voltage, Voltage controlled resistance of JFET?	2009-10	23
32	Explain the Characteristics, Working and Construction of n Channel Depletion type Mosfet?	2021-22, 2020-21, 2015-16, 2014-15, 2013-14, 2011-12	24
33	Explain the working operation of Enhancement and Depletion mode mosfet? And derive the expression of transconductance?	2020-21, 2015-16, 2013-14, 2012-13, 2011-12, 2009-10	25
34	Explain the Characteristics, Working and Construction of p Channel Depletion type MOSFET?	2009-10	25
35	Explain the construction, working and characteristics of MOSFET?	2008-09	25
36	List the Differences between JFET and BJT?	2020-21, 2012-13, 2008-09	26
37	Explain Why BJT's are called Bipolar and FET's are Unipolar?	2011-12, 2009-10	26
38	What are the advantages of FET over BJT? Define Pinch off Voltage and Drain Resistance of FET?	2011-12	26
39	List the differences between JFET and MOSFET?	2011-12	26
40	Determine β , if $I_E = 5\text{ mA}$, $I_C = 4.95\text{ mA}$.	2021-22(O)	
41	Define transconductance of JFET.	2021-22(O)	
42	Differentiate the BJT and JFET.	2021-22(O), 2021-22(E)	
43	Describe the construction and working of a NPN transistor in CE configuration with respect to size and doping. Also, draw the input and output characteristic graph.	2021-22(O)	
44	Define α and β with respect to BJT and derive the relationship between them. A transistor having $\alpha = 0.975$ and reverse saturation current $I_{CBO} = 10\mu\text{A}$ is operated in CE mode. If the base current is $250\mu\text{A}$. Calculate I_E and I_C .	2021-22(O)	
45	Determine β_{dc} and I_{CBO} , If $I_E = 6\text{mA}$, $I_C = 5.92\text{mA}$ and $I_{CEO} = 200\text{mA}$.	2021-22(E)	
46	Draw and explain common base N-P-N Transistor with its input and output characteristic graph. Also write an expression for output current.	2021-22(E)	
47	Explain the working of enhancement type MOSFET along with their transfer characteristics.	2021-22(E)	
48	Describe the construction and working of P-Channel Depletion MOSFET, with characteristic graph. Also Justify that it is a voltage controlled device.	2021-22(E)	