# Linux Driver Development for Embedded Processors

Raspberry Pi 3 Practical Labs

# Building a Linux embedded system for the Raspberry Pi 3 Model B

The BCM2837 processor is the Broadcom chip used in the Raspberry Pi 3, and in later models of the Raspberry Pi 2. The underlying architecture of the BCM2837 is identical to the BCM2836. The only significant difference is the replacement of the ARMv7 quad core cluster with a quad-core ARM Cortex A53 (ARMv8) cluster.

The ARM cores run at 1.2GHz, making the device about 50% faster than the Raspberry Pi 2. The VideoCore IV runs at 400MHz. You can see the documentation for BCM2836 at https://www.raspberrypi.org/documentation/hardware/raspberrypi/bcm2836/README.md and for BCM2835 at https://www.raspberrypi.org/documentation/hardware/raspberrypi/bcm2835/README.md.

For the development of the labs the Raspberry Pi 3 Model B: Single-board computer with wireless LAN and Bluetooth connectivity will be used. You can see more information about this board at

https://www.raspberrypi.org/products/raspberry-pi-3-model-b/.

### Raspberry Pi OS

Raspberry Pi OS is the recommended operating system for normal use on a Raspberry Pi. Raspberry Pi OS is a free operating system based on Debian, optimised for the Raspberry Pi hardware. Raspberry Pi OS comes with over 35,000 packages: precompiled software bundled in a nice format for easy installation on your Raspberry Pi. Raspberry Pi OS is a community project under active development, with an emphasis on improving the stability and performance of as many Debian packages as possible.

You will install in a uSD a **Raspberry Pi OS** image based on **kernel 5.4.y.** Go to https://www.raspberrypi.org/software/operating-systems/ and download Raspberry Pi OS with desktop and recommended software image.

### Raspberry Pi OS with desktop and recommended software

Release date: August 20th 2020

Kernel version: 5.4 Size: 2,523<u>MB</u>

Show SHA256 file integrity hash:

Release notes

**Download** 

Download torrent

To write the compressed image on the uSD card, you will download and install **Etcher**. This tool, which is an Open Source software, is useful since it allows to get a compressed image as input. More information and extra help is available on the Etcher website at https://etcher.io/

Follow the steps of the Writing an image to the SD card section at https://www.raspberrypi.org/documentation/installation/installing-images/README.md

Enable UART, SPI and I2C peripherals in the programmed uSD:

```
~$ lsblk
~$ mkdir ~/mnt
~$ mkdir ~/mnt/fat32
~$ mkdir ~/mnt/ext4
~$ sudo mount /dev/mmcblk0p1 ~/mnt/fat32
~$ ls -l ~/mnt/fat32/ /* see the files in the fat32 partition, check that config.txt is included */
```

Update the config.txt file adding the next values:

```
~$ cd ~/mnt/fat32/
~/mnt/fat32$ sudo nano config.txt
dtparam=i2c_arm=on
dtparam=spi=on
dtoverlay=spi0-cs
# Enable UART
enable_uart=1
kernel=kernel7.img
```

You can also update previous settings (after booting the Raspberry Pi 3 board) through the Raspberry Pi 3 Configuration application found in Preferences on the menu.



The Interfaces tab is where you turn these different connections on or off, so that the Pi recognizes that you've linked something to it via a particular type of connection:




### Connect and set up hardware


Now get everything connected to your Raspberry Pi 3. It's important to do this in the right order, so that all your components are safe.




Insert the uSD card you've set up with **Raspberry Pi OS** into the microSD card slot on the underside of your Raspberry Pi 3.




Connect your screen to the single Raspberry Pi 3's HDMI port. You can also connect a mouse to an USB port and keyboard in the same way.




Connect your Raspberry Pi 3 to the internet via Ethernet, use an Ethernet cable to connect the Ethernet port on Raspberry Pi 3 to an Ethernet socket on the host PC.



The serial console is a helpful tool for debugging your board and reviewing system log information. To access the serial console, connect a USB to TTL Serial Cable to the device UART pins as shown below.



Plug the USB power supply into a socket and connect it to your Raspberry Pi's power port.



You should see a red LED light up on the Raspberry Pi 3, which indicates that Raspberry Pi 3 is connected to power. As it starts up , you will see raspberries appear in the top left-hand corner of your screen. After a few seconds the Raspberry Pi OS Desktop will appear.



Launch a terminal on the host Linux PC by clicking on the Terminal icon. Type dmesg at the command prompt:

#### **∼\$** dmesg

In the log message you can see that the new USB device is found and installed, for example ttyUSB0.

Launch and configure a serial console, for example **minicom** in your host to see the booting of the system. Through this console, you can access and control the Linux based system on the Raspberry Pi 3 Model B. Set the following configuration: "115.2 kbaud, 8 data bits, 1 stop bit, no parity".

For the official Raspberry Pi OS, the default user name is **pi**, with password **raspberry**.

Reset the board. You can disconnect your screen from the Raspberry Pi 3's HDMI port during the development of the labs.

#### pi@raspberrypi:~\$ sudo reboot

To see Linux boot messages on the console change the loglevel to 8 in the file cmdline.txt under /boot

pi@raspberrypi:~\$ sudo sudo nano /boot/cmdline.txt // loglevel=8

To change your current console\_loglevel simply write to this file:

```
pi@raspberrypi:~$ echo <loglevel> > /proc/sys/kernel/printk
```

For example:

```
pi@raspberrypi:~$ echo 8 > /proc/sys/kernel/printk
```

In that case, every kernel messages will appear on your console, as all priority higher than 8 (lower loglevel values) will be displayed. Please note that after reboot, this configuration is reset. To keep the configuration permanently just append following line to /etc/sysctl.conf file in the Raspberry Pi 3:

```
kernel.printk = 8 4 1 3
pi@raspberrypi:~$ sudo nano /etc/sysctl.conf
```

### Setting up ethernet communication

Connect an Ethernet cable between your host PC and your Raspberry Pi 3 Model B board. Set up the Linux host PC's IP Address:

- 1. On the host side, click on the Network Manager tasklet on your desktop, and select Edit Connections. Choose "Wired connection 1" and click "Edit".
- 2. Choose the "IPv4 Settings" tab, and select Method as "Manual" to make the interface use a static IP address, like 10.0.0.1. Click "Add", and set the IP address, the Netmask and Gateway as follow:

Address: 10.0.0.1 Netmask: 255.255.255.0 Gateway: none or 0.0.0.0

Finally, click the "Save" button.

3. Click on "Wired connection 1" to activate this network interface.

### Copying files to your Raspberry Pi

You can access the command line of a Raspberry Pi 3 remotely from another computer or device on the same network using SSH. Make sure your Raspberry Pi 3 is properly set up and connected. Configure the eth0 interface with IP address 10.0.0.10:

```
pi@raspberrypi:~$ sudo ifconfig eth0 10.0.0.10 netmask 255.255.255.0
```

Raspbian has the SSH server disabled by default. You have to start the service:

```
pi@raspberrypi:~# sudo /etc/init.d/ssh restart
```

Now, verify that you can ping your Linux host machine from the Raspberry Pi 3 Model B. Exit the ping command by typing "Ctrl-c".

```
pi@raspberrypi:~# ping 10.0.0.1
```

You can also ping from Linux host machine to the target. Exit the ping command by typing "Ctrl-c".

```
~$ ping 10.0.0.10
```

By default the root account is disabled, but you can enable it by using this command and giving it a password:

```
pi@raspberrypi:~$ sudo passwd root /* set for instance password to "pi" */
```

Now you can log into your pi as the root user. Open the sshd\_config file and change **PermitRootLogin** to **yes** (also comment the line out). After editing the file type "Ctrl+x", then type "yes" and press "enter" to exit.

```
pi@raspberrypi:~$ sudo nano /etc/ssh/sshd_config
```

### Building the Linux kernel

There are two main methods for building the kernel. You can build locally on the Raspberry Pi 3, which will take a long time; or you can cross-compile, which is much quicker, but requires more setup. You will use the second method.

Install Git and the build dependencies:

~\$ sudo apt install git bc bison flex libssl-dev make

Get the kernel sources. The git clone command below will download the current active branch (the one we are building Raspberry Pi OS images from) without any history. Omitting the -- depth=1 will download the entire repository, including the full history of all branches, but this takes much longer and occupies much more storage.

```
~$ git clone --depth=1 -b rpi-5.4.y https://github.com/raspberrypi/linux
```

Download the toolchain to the home folder:

~\$ sudo apt install crossbuild-essential-armhf

Compile the kernel, modules and device tree files. First, apply the default configuration:

```
~/linux$ KERNEL=kernel7
```

```
~/linux$ make ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf- bcm2709_defconfig
```

Configure the following kernel settings that will be needed during the development of the labs:

```
~/linux$ make ARCH=arm CROSS COMPILE=arm-linux-gnueabihf- menuconfig
```

```
Device drivers >
       [*] SPI support --->
              <*> User mode SPI device driver support
    Device drivers >
       <*> Industrial I/O support --->
              -*- Enable buffer support within IIO
              -*- Industrial I/O buffering based on kfifo
              <*> Enable IIO configuration via configfs
              -*- Enable triggered sampling support
              <*> Enable software IIO device support
              <*> Enable software triggers support
                      Triggers - standalone --->
                              <*> High resolution timer trigger
                              <*> SYSFS trigger
    Device drivers >
        <*> Userspace I/O drivers --->
                   Userspace I/O platform driver with generic IRQ handling
    Device drivers >
       Input device support --->
              -*- Generic input layer (needed for keyboard, mouse, ...)
                    Polled input device skeleton
Save the configuration and exit from menuconfig.
Compile kernel, device tree files and modules in a single step:
    ~/linux$ make -j4 ARCH=arm CROSS COMPILE=arm-linux-gnueabihf- zImage modules dtbs
Having built the kernel, you need to copy it onto your Raspberry Pi and install the modules;
insert the uSD into a SD card reader:
    ~$ lsblk
    ~$ mkdir ∼/mnt
    ~$ mkdir ~/mnt/fat32
    ~$ mkdir ~/mnt/ext4
    ~$ sudo mount /dev/mmcblk0p1 ~/mnt/fat32/
    ~$ sudo mount /dev/mmcblk0p2 ~/mnt/ext4/
    ~/linux$ sudo env PATH=$PATH make ARCH=arm CROSS COMPILE=arm-linux-gnueabihf-
    INSTALL MOD PATH=~/mnt/ext4 modules install
Finally, update kernel, device tree files and modules:
    ~/linux$ sudo cp ~/mnt/fat32/kernel7.img ~/mnt/fat32/kernel7-backup.img
    ~/linux$ sudo cp arch/arm/boot/zImage ~/mnt/fat32/kernel7.img
    ~/linux$ sudo cp arch/arm/boot/dts/*.dtb ~/mnt/fat32/
    ~/linux$ sudo cp arch/arm/boot/dts/overlays/*.dtb* ~/mnt/fat32/overlays/
    ~/linux$ sudo cp arch/arm/boot/dts/overlays/README ~/mnt/fat32/overlays/
```

```
~$ sudo umount ~/mnt/fat32
~$ sudo umount ~/mnt/ext4
```

To find out the version of your new kernel, boot the system and run uname -r:

```
pi@raspberrypi:~$ uname -r
5.4.80-v7+
```

If you modify later kernel or device tree files, you can copy them to the Raspberry Pi 3 remotely using SSH:

```
~/linux$ scp arch/arm/boot/zImage root@10.0.0.10:/boot/kernel7.img
~/linux$ scp arch/arm/boot/dts/bcm2710-rpi-3-b.dtb root@10.0.0.10:/boot/
```

# Hardware descriptions for the Raspberry Pi 3 Model B labs

Use the same hardware descriptions of the Raspberry Pi 3 Model B labs developed through this book

# Software descriptions for the Raspberry Pi 3 Model B labs

### LAB 10.1 software description

You have to install the evtest application to test this driver. Connect you Raspberry Pi 3 to the Internet and download the application:

```
root@raspberrypi:/home# sudo apt-get install evtest
```

### LAB 12.1 software description

Functions for triggered buffer support are needed by this module. If they are not defined accidentally by another driver, there's an error thrown out while linking. To solve this problem, you can recompile the kernel selecting for example the HTS221 driver that includes this triggered buffer support.

~/linux\$ ARCH=arm CROSS\_COMPILE=arm-linux-gnueabihf- make menuconfig

```
Device Drivers > Industrial I/O support > Humidity
                            Humidity sensors
  Arrow keys navigate the menu. <Enter> selects submenus ---> (or empty
  submenus ----). Highlighted letters are hotkeys. Pressing <Y>
  includes, <N> excludes, <M> modularizes features. Press <Esc> to
  exit, <?> for Help, </> for Search. Legend: [*] built-in []
      < > Aosong AM2315 relative humidity and temperature sensor
      <M>> DHT11 (and compatible sensors) driver
      <M> TI HDC100x relative humidity and temperature sensor
      <<mark>*> STMicroelectronics HTS221 sensor Driver</mark>
      <M>> Measurement Specialties HTU21 humidity & temperature sensor
      < > SI7005 relative humidity and temperature sensor
      < > Si7013/20/21 Relative Humidity and Temperature Sensors
        <Select>
                    < Exit >
                                < Help >
                                             < Save >
                                                         < Load >
```

```
~/linux$ make -j4 ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf- zImage
~/linux$ scp arch/arm/boot/zImage root@10.0.0.10:/boot/kernel7.img
```

In the Host build the IIO tools:

```
~/linux$ cd tools/iio/
~/linux/tools/iio$ make ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf-
~/linux/tools/iio$ scp iio_generic_buffer pi@10.0.0.10:/home/
~/linux/tools/iio$ scp iio_event_monitor pi@10.0.0.10:/home/
```

The kernel 5.4 modules developed for the Raspberry Pi 3 Model B board are included in the linux\_5.4\_rpi3\_drivers.zip file and can be downloaded from the GitHub repository at

https://github.com/ALIBERA/linux\_book\_2nd\_edition.

Since the end of November 2020, the Linux drivers included in this book have been adapted to run on the Raspberry Pi 3 Model B board using Linux kernel version 5.4. The Raspberry Pi 3 Linux drivers and device tree settings can be downloaded from the Github repository of this book.

## LAB 11.5: "IIO Mixed-Signal I/O Device" module

This new lab has been added to the labs of Chapter 11 to reinforce the concepts of creating IIO drivers explained during this chapter, and apply in a practical way how to create a gpio controller reinforcing thus the theory developed during Chapter 5. You will also develop several user applications to control GPIOs from user space.


A new low cost evaluation board based on the MAX11300 device will be used, thus expanding the number of evaluation boards that can be adquired to practice with the theory explained in the Chapter 11.

This new kernel module will control the Maxim MAX11300 device. The MAX11300 integrates a PIXI<sup>TM</sup>, 12-bit, multichannel, analog-to-digital converter (ADC) and a 12-bit, multichannel, buffered digital-to-analog converter (DAC) in a single integrated circuit (IC). This device offers 20 mixed-signal high-voltage, bipolar ports, which are configurable as an ADC analog input, a DAC analog output, a general-purpose input port (GPI), a general-purpose output port (GPO), or an analog switch terminal. You can check all the info related to this device at https://www.maximintegrated.com/en/products/analog/data-converters/analog-to-digital-converters/MAX11300.html

The hardware platforms used in this lab are the Raspberry Pi 3 Model B board and the PIXI<sup>TM</sup> CLICK from MIKROE. The documentation of these boards can be found at https://www.raspberrypi.org/products/raspberry-pi-3-model-b/?resellerType=home and https://www.mikroe.com/pixi-click

Before developing the driver, you can first create a custom design using the MAX11300 configuration GUI software. You will download this tool from Maxim's website. The MAX11300ConfigurationSetupV1.4.zip tool and the custom design used as a starting point for the development of the driver is included in the lab folder.

In the nex screenshot of the tool you can see the configuration that will be used during the development of the driver:




These are the parameters used during the configuration of the MAX11300 PIXI ports:

- **Port 0 (P0)** -> Single Ended ADC, Average of samples = 1, Reference Voltage = internal, Voltage Range = 0V to 10V.
- **Port 1 (P1)** -> Single Ended ADC, Average of samples = 1, Reference Voltage = internal, Voltage Range = 0V to 10V.
- **Port 2 (P2)** -> DAC, Voltage Output Level = 0V, Voltage Range = 0V to 10V.
- **Port 3 (P3)** -> DAC, Voltage Output Level = 0V, Voltage Range = 0V to 10V.
- **Port 4 (P4) and Port 5 (P5)** -> Differential ADC, Pin info: Input Pin (-) is P5 and Input Pin (+) is P4, Reference Voltage = internal, Voltage Range = 0V to 10V.

- **Port 6 (P6)** -> DAC with ADC monitoring, Reference Voltage = internal, Voltage Output Level = 0V, Voltage Range = 0V to 10V.
- **Port 7 (P7)** -> GPI, Interrupt: Masked, Voltage Input Threshold: 2.5V.
- **Port 8 (P8)** -> GPO, Voltage output Level = 3.3V.
- Port 18 (P18) -> GPI, Interrupt: Masked, Voltage Input Threshold: 2.5V.
- **Port 19 (P19)** -> GPO, Voltage output Level = 3.3V.

And these are the general parameters used during the configuration of the MAX11300 device:



Not all the MAX11300 specifications were included during the development of this driver. These are the main specifications that have been included:

• Funcional modes for ports: Mode 1, Mode 3, Mode 5, Mode 6, Mode 7, Mode 8, Mode 9.

- DAC Update Mode: Sequential.
- ADC Conversion Mode: Continuous Sweep.
- Default ADC Conversion Rate of 200Ksps.
- Interrupts are masked.

### LAB 11.5 hardware description

In this lab, you will use the SPI pins of the Raspberry Pi 3 Model B 40-pin GPIO header, which is found on all current Raspberry Pi boards, to connect to the PIXI<sup>TM</sup> CLICK mikroBUS<sup>TM</sup> socket. See below the Raspberry Pi 3 Model B connector:



And the PIXITM CLICK mikroBUSTM socket:

Notes	Pin	mikro- BUS				Pin	Notes
	NC	1	AN	PWM	16	CNV	ADC trigger control
	NC	2	RST	INT	15	INT	Interrupt output
Chip select	cs	3	CS	RX	14	NC	
SPI clock	SCK	4	SCK	TX	13	NC	
SPI data output	SDO	5	MISO	SCL	12	NC	
SPI data input	SDI	6	MOSI	SDA	11	NC	
Power supply	+3.3V	7	3.3V	5V	10	+5V	Power supply
Ground	GND	8	GND	GND	9	GND	Ground

Connect the Raspberry Pi 3 Model B SPI pins to the MAX11300 SPI ones obtained from the PIXI<sup>TM</sup> CLICK mikroBUS<sup>TM</sup> socket:

- Connect Raspberry Pi 3 Model B **GPIO 8** to MAX11300 **CS** (Pin 3 of Mikrobus)
- Connect Raspberry Pi 3 Model B **SCLK** to MAX11300 **SCK** (Pin 4 of Mikrobus)
- Connect Raspberry Pi 3 Model B MOSI to MAX11300 MOSI (Pin 6 of Mikrobus)
- Connect Raspberry Pi 3 Model B MISO to MAX11300 MISO (Pin 5 of Mikrobus)

Also connect the next power pins between the two boards:

- Connect Raspberry Pi 3 Model B 3.3V to MAX11300 3.3V (Pin 7 of Mikrobus)
- Connect Raspberry Pi 3 Model B **5V** to MAX11300 **5V** (Pin 10 of Mikrobus)
- Connect Raspberry Pi 3 Model B GNDs to MAX11300 GNDs (Pin 9 and Pin 8 of Mikrobus)

Finally, find the HD2 connector in the PIXI<sup>TM</sup> CLICK schematic https://download.mikroe.com/documents/add-on-boards/click/pixi/pixi-click-schematic-v100.pdf



And connect the following pins:

- Connect the Pin 2 of HD2 (+5V) to the Pin 1 of HD2 (AVDDIO)
- Connect the Pin 4 of HD2 (GND) to the Pin 3 of HD2 (AVSSIO)

The hardware setup between the two boards is already done!!

### LAB 11.5 device tree description

Open the bcm2710-rpi-3-b.dts DT file and find the spi0 controller master node. Inside the spi0 node, you can see the pinctrl-0 property, which configures the pins in SPI mode. Both spi0\_pins and spi0\_cs\_pins are already defined in the bcm2710-rpi-3-b.dts file inside the gpio node.

The cs-gpios property specifies the gpio pins to be used for chip selects. In the spi0 node, you can see that there are two chip selects enabled. You will only use the first chip select <&gpio 8 1> during the development of this lab. Comment out all the sub-nodes included in the spi0 node coming from previous labs.

Now, you will add to the spi0 controller node the max11300 node, which includes twenty subnodes representing the different ports of the MAX11300 device. The first two properties inside the max11300 node are #size-cells and #address-cells. The #address-cells property defines the number of <u32> cells used to encode the address field in the child node's reg properties. The #size-cells property defines the number of <u32> cells used to encode the size field in the child node's reg properties. In this driver, the #address-cells property of the max11300 node is set to 1

and the #size-cells property is set to 0. This setting specifies that one cell is required to represent an address and there is no a required cell to represent the size of the nodes that are children of the max11300 node. The serial device reg property included in all the channel childrens follows this specification set in the parent max11300 node.

There must be a DT device node's compatible property identical to the compatible string stored in one of the driver's of\_device\_id structures.

The spi-max-frequency specifies the maximum SPI clocking speed of device in Hz.

Each of the twenty children nodes can include the following properties:

- reg -> this property sets the port number of the MAX11300 device.
- port-mode -> this property sets the port configuration for the selected port.
- AVR -> this property selects the ADC voltage reference: 0: Internal, 1: External.
- adc-range -> this property selects the voltage range for ADC related modes.
- dac-range -> this property selects the voltage range for DAC related modes.
- adc-samples -> this property selects the number of samples for ADC related modes.
- **negative-input** -> this property sets the negative port number for ports configured in mode 8.

The channel sub-nodes have been configured with the same parameters that were used during configuration of the MAX11300 GUI software:

```
&spi0 {
   pinctrl-names = "default";
   pinctrl-0 = <&spi0_pins &spi0_cs_pins>;
   cs-gpios = <&gpio 8 1>, <&gpio 7 1>;
   /* CE0 */
   /*spidev0: spidev@0{
           compatible = "spidev";
           reg = \langle 0 \rangle;
           #address-cells = <1>;
           #size-cells = <0>;
           spi-max-frequency = <125000000>;
   };*/
   /* CE1 */
   /*spidev1: spidev@1{
           compatible = "spidev";
           reg = \langle 1 \rangle;
```

```
#address-cells = <1>;
        #size-cells = <0>;
        spi-max-frequency = <125000000>;
};*/
/*ADC: 1tc2422@0 {
                 compatible = "arrow,ltc2422";
                 spi-max-frequency = <2000000>;
                 reg = \langle 0 \rangle;
                 pinctrl-0 = <&key_pin>;
                 int-gpios = <&gpio 23 0>;
};*/
max11300@0 {
        #size-cells = <0>;
        #address-cells = <1>;
        compatible = "maxim,max11300";
        reg = \langle 0 \rangle;
        spi-max-frequency = <10000000>;
        channel@0 {
                 reg = \langle 0 \rangle;
                 port-mode = <PORT MODE 7>;
                 AVR = \langle 0 \rangle;
                 adc-range = <ADC_VOLTAGE_RANGE_PLUS10>;
                 adc-samples = <ADC SAMPLES 1>;
        };
        channel@1 {
                 reg = \langle 1 \rangle;
                 port-mode = <PORT_MODE_7>;
                 AVR = \langle 0 \rangle;
                 adc-range = <ADC VOLTAGE RANGE PLUS10>;
                 adc-samples = <ADC_SAMPLES_128>;
        };
        channel@2 {
                 reg = \langle 2 \rangle;
                 port-mode = <PORT MODE 5>;
                 dac-range = <DAC VOLTAGE RANGE PLUS10>;
        };
        channel@3 {
                 reg = \langle 3 \rangle;
                 port-mode = <PORT MODE 5>;
                 dac-range = <DAC VOLTAGE RANGE PLUS10>;
        };
        channel@4 {
                 reg = \langle 4 \rangle;
                 port-mode = <PORT_MODE_8>;
```

```
AVR = <0>;
         adc-range = <ADC_VOLTAGE_RANGE_PLUS10>;
         adc-samples = <ADC_SAMPLES_1>;
         negative-input = <5>;
};
channel@5 {
         reg = \langle 5 \rangle;
         port-mode = <PORT_MODE_9>;
         AVR = \langle 0 \rangle;
         adc-range = <ADC_VOLTAGE_RANGE_PLUS10>;
};
channel@6 {
         reg = \langle 6 \rangle;
         port-mode = <PORT_MODE_6>;
         AVR = \langle 0 \rangle;
         dac-range = <DAC VOLTAGE RANGE PLUS10>;
};
channel@7 {
         reg = \langle 7 \rangle;
         port-mode = <PORT_MODE_1>;
};
channel@8 {
         reg = \langle 8 \rangle;
         port-mode = <PORT MODE 3>;
};
channel@9 {
         reg = \langle 9 \rangle;
         port-mode = <PORT MODE 0>;
};
channel@10 {
         reg = \langle 10 \rangle;
         port-mode = <PORT_MODE_0>;
};
channel@11 {
         reg = \langle 11 \rangle;
         port-mode = <PORT MODE 0>;
};
channel@12 {
         reg = \langle 12 \rangle;
         port-mode = <PORT MODE 0>;
};
channel@13 {
         reg = \langle 13 \rangle;
         port-mode = <PORT MODE 0>;
};
channel@14 {
         reg = \langle 14 \rangle;
         port-mode = <PORT_MODE_0>;
```

```
};
            channel@15 {
                     reg = \langle 15 \rangle;
                     port-mode = <PORT MODE 0>;
            };
            channel@16 {
                     reg = \langle 16 \rangle;
                     port-mode = <PORT MODE 0>;
            };
            channel@17 {
                     reg = \langle 17 \rangle;
                     port-mode = <PORT MODE 0>;
            };
            channel@18 {
                     reg = \langle 18 \rangle;
                     port-mode = <PORT MODE 1>;
            };
            channel@19 {
                     reg = \langle 19 \rangle;
                     port-mode = <PORT MODE 3>;
            };
   };
   /*Accel: ADXL345@0 {
                     compatible = "arrow,adx1345";
                     spi-max-frequency = <5000000>;
                     spi-cpol;
                     spi-cpha;
                     reg = <0>;
                     pinctrl-0 = <&accel_int_pin>;
                     int-gpios = <&gpio 23 0>;
                     interrupts = <23 1>;
                     interrupt-parent = <&gpio>;
   };*/
};
```

You also have to include the next header file in bold inside the bcm2710-rpi-3-b.dts DT file.

```
/dts-v1/;
#include "bcm2710.dtsi"
#include "bcm2709-rpi.dtsi"
#include "bcm283x-rpi-smsc9514.dtsi"
#include "bcm283x-rpi-csi1-2lane.dtsi"
#include "bcm283x-rpi-i2c0mux_0_44.dtsi"
#include "bcm271x-rpi-bt.dtsi"
#include <dt-bindings/iio/maxim,max11300.h>
```

The maxim,max11300.h file includes the values of the DT binding properties that will be used for the DT channel children nodes. You have to place the maxim,max11300.h file under the next iio folder inside the kernel sources:

```
~/linux/include/dt-bindings/iio/
```

This is the content of the maxim, max11300.h file:

```
#ifndef DT BINDINGS MAXIM MAX11300 H
#define DT BINDINGS MAXIM MAX11300 H
#define
          PORT MODE 0
          PORT MODE 1
#define
                        1
                        2
#define
          PORT MODE 2
#define
          PORT MODE 3
                        3
#define
          PORT MODE 4
                        4
#define
          PORT MODE 5
                        5
#define
          PORT MODE 6
                        6
          PORT MODE 7
                        7
#define
#define
          PORT MODE 8
                        8
          PORT MODE 9
#define
                        9
#define
          PORT MODE 10
                        10
#define
          PORT MODE 11
                        11
#define
          PORT_MODE_12
#define
          ADC SAMPLES 1
                          0
#define
          ADC SAMPLES 2
                          1
                          2
#define
          ADC SAMPLES 4
                          3
#define
          ADC SAMPLES 8
#define
          ADC SAMPLES 16
                          4
#define
                          5
          ADC SAMPLES 32
#define
          ADC SAMPLES 64
#define
          ADC SAMPLES 128 7
/* ADC voltage ranges */
          ADC VOLTAGE RANGE NOT SELECTED
#define
#define
          ADC VOLTAGE RANGE PLUS10
                                             1
                                                    // 0 to +5V range
#define ADC VOLTAGE RANGE PLUSMINUS5
                                             2
                                                    // -5V to +5V range
#define
          ADC_VOLTAGE_RANGE_MINUS10
                                             3
                                                    // -10V to 0 range
          ADC_VOLTAGE_RANGE_PLUS25
#define
                                                    // 0 to +2.5 range
/* DAC voltage ranges mode 5*/
#define
          DAC_VOLTAGE_RANGE_NOT_SELECTED
                                             0
#define
          DAC VOLTAGE RANGE PLUS10
                                             1
                                             2
#define
          DAC VOLTAGE RANGE PLUSMINUS5
          DAC VOLTAGE RANGE MINUS10
                                             3
#define
```

### LAB 11.5 driver description

The main code sections of the driver will be described using three different categories: Industrial framework as a SPI interaction, Industrial framework as an IIO device and GPIO driver interface. The MAX11300 driver is based on Paul Cercueil's AD5592R driver (https://elixir.bootlin.com/linux/latest/source/drivers/iio/dac/ad5592r.c)

#### Industrial framework as a SPI interaction

These are the main code sections:

1. Include the required header files:

```
#include <linux/spi/spi.h>
```

2. Create a struct spi\_driver structure:

3. Register to the SPI bus as a driver:

```
module_spi_driver(max11300_spi_driver);
```

4. Add "maxim,max11300" to the list of devices supported by the driver. The compatible variable matchs with the compatible property of the max11300 DT node:

5. Define an array of struct spi device id structures:

6. Initialize the struct max11300\_rw\_ops structure with read and write callbacks that will access via SPI to the registers of the MAX11300 device. See below the code of these callbacks:

```
/* Initialize the struct max11300 rw ops with read and write callback functions
to write/read via SPI from MAX11300 registers */
static const struct max11300 rw ops max11300 rw ops = {
       .reg write = max11300 reg write,
       .reg read = max11300 reg read,
       .reg read differential = max11300 reg read differential,
};
/* function to write MAX11300 registers */
static int max11300_reg_write(struct max11300_state *st, u8 reg, u16 val)
{
       struct spi_device *spi = container_of(st->dev, struct spi_device, dev);
       struct spi_transfer t[] = {
                      .tx buf = &st->tx cmd,
                      .len = 1,
              }, {
                      .tx buf = &st->tx msg,
                      .1en = 2,
              },
       };
       /* to transmit via SPI the LSB bit of the command byte must be 0 */
       st->tx cmd = (reg << 1);
       /*
        * In little endian CPUs the byte stored in the higher address of the
        * "val" variable (MSB of the DAC) is stored in the lower address of the
        * "st->tx msg" variable using cpu to be16()
       st->tx_msg = cpu_to_be16(val);
       return spi_sync_transfer(spi, t, ARRAY_SIZE(t));
}
/* function to read MAX11300 registers in SE mode */
static int max11300 reg read(struct max11300 state *st, u8 reg, u16 *value)
{
       struct spi device *spi = container of(st->dev, struct spi device, dev);
       int ret;
       struct spi_transfer t[] = {
     {
```

```
.tx_buf = &st->tx_cmd,
                      .len = 1,
              }, {
                      .rx buf = &st->rx msg,
                      .1en = 2,
              },
       };
       dev info(st->dev, "read SE channel\n");
       /* to receive via SPI the LSB bit of the command byte must be 1 */
       st->tx \ cmd = ((reg << 1) | 1);
       ret = spi_sync_transfer(spi, t, ARRAY_SIZE(t));
       if (ret < 0)
              return ret;
       /*
        * In little endian CPUs the first byte (MSB of the ADC) received via
        * SPI (in BE format) is stored in the lower address of "st->rx msg"
        * variable. This byte is copied to the higher address of the "value"
        * variable using be16_to_cpu(). The second byte received via SPI is
        * copied from the higher address of "st->rx msg" to the lower address
        * of the "value" variable in little endian CPUs.
        * In big endian CPUs the addresses are not swapped.
        */
       *value = be16 to cpu(st->rx msg);
       return 0;
}
/* function to read MAX11300 registers in differential mode (2's complement) */
static int max11300 reg read differential(struct max11300 state *st, u8 reg,
                                          int *value)
{
       struct spi device *spi = container of(st->dev, struct spi device, dev);
       int ret;
       struct spi transfer t[] = {
               {
                      .tx buf = &st->tx cmd,
                      .len = 1,
              }, {
                      .rx_buf = &st->rx_msg,
                      .1en = 2,
              },
       };
```

### Industrial framework as an IIO device

These are the main code sections:

1. Include the required header files:

```
#include <linux/iio/iio.h> /* devm_iio_device_alloc(), iio_priv() */
```

2. Create a global private data structure to manage the device from any function of the driver:

```
struct max11300 state {
       struct device *dev; // pointer to SPI device
       const struct max11300 rw ops *ops; // pointer to spi callback functions
       struct gpio_chip gpiochip; // gpio_chip controller
       struct mutex gpio lock;
       u8 num_ports; // number of ports of the MAX11300 device = 20
       u8 num_gpios; // number of ports declared in the DT as GPIOs
       u8 gpio offset[20]; // gpio port numbers (0 to 19) for the "offset"
values in the range 0..(@ngpio - 1)
       u8 gpio_offset_mode[20]; // gpio port modes (1 and 3) for the "offset"
values in the range 0..(@ngpio - 1)
       u8 port modes[20]; // port modes for the 20 ports of the MAX11300
       u8 adc range[20]; // voltage range for ADC related modes
       u8 dac range[20]; // voltage range for DAC related modes
       u8 adc reference[20]; // ADC voltage reference: 0: Internal, 1: External
       u8 adc samples[20]; // number of samples for ADC related modes
       u8 adc negative port[20]; // negative port number for ports configured
in mode 8
```

```
u8 tx_cmd; // command byte for SPI transactions
__be16 tx_msg; // transmit value for SPI transactions in BE format
__be16 rx_msg; // value received in SPI transactions in BE format
```

3. In the max11300\_probe() function, declare an instance of the private structure and allocate the iio dev structure.

```
struct iio_dev *indio_dev;
struct max11300_state *st;
indio_dev = devm_iio_device_alloc(dev, sizeof(*st));
```

};

4. Initialize the <code>iio\_device</code> and the data private structure within the <code>max11300\_probe()</code> function. The data private structure will be previously allocated by using the <code>iio\_priv()</code> function. Keep pointers between physical devices (devices as handled by the physical bus, SPI in this case) and logical devices:

st = iio\_priv(indio\_dev); /\* To be able to access the private data structure in
other parts of the driver you need to attach it to the iio\_dev structure using
the iio\_priv() function. You will retrieve the pointer "data" to the private
structure using the same function iio priv() \*/

st->dev = dev; /\* Keep pointer to the SPI device, needed for exchanging data with the MAX11300 device \*/

dev\_set\_drvdata(dev, iio\_dev); /\* link the spi device with the iio device \*/

iio\_dev->name = name; /\* Store the iio\_dev name. Before doing this within
your probe() function, you will get the spi\_device\_id that triggered the match
using spi get device id() \*/

iio\_dev->dev.parent = dev; /\* keep pointers between physical devices
(devices as handled by the physical bus, SPI in this case) and logical devices
\*/

indio\_dev->info = &max11300\_info; /\* store the address of the iio\_info
structure which contains a pointer variable to the IIO raw reading/writing
callbacks \*/

max11300\_alloc\_ports(st); /\* configure the IIO channels of the device to generate the IIO sysfs entries. This function will be described in more detail in the next point \*/

5. The max11300\_alloc\_ports() function will read the properties from the DT channel children nodes of the DT max11300 node by using the fwnode\_property\_read\_u32() function, and will store the values of these properties into the variables of the data global structure. The function max11300\_set\_port\_modes() will use these variables to configure the ports of the MAX11300 device. The max11300\_alloc\_ports() function will also generate the different IIO sysfs entries using the max11300\_setup\_port\_\*\_mode() functions:

```
* this function will allocate and configure the iio channels of the iio device
* It will also read the DT properties of each port (channel) and will store
* them in the global structure of the device
static int max11300 alloc ports(struct max11300 state *st)
       unsigned int i, curr port = 0, num ports = st->num ports,
port mode 6 count = 0, offset = 0;
       st->num gpios = 0;
       /* recover the iio device from the global structure */
       struct iio_dev *iio_dev = iio_priv_to_dev(st);
       /* pointer to the storage of the specs of all the iio channels */
       struct iio chan spec *ports;
       /* pointer to struct fwnode handle allowing device description object */
       struct fwnode handle *child;
       u32 reg, tmp;
       int ret;
        * walks for each MAX11300 child node from the DT,
        * if an error is found in the node then walks to
        * the following one (continue)
        */
       device for each child node(st->dev, child) {
              ret = fwnode_property_read_u32(child, "reg", &reg);
              if (ret || reg >= ARRAY_SIZE(st->port_modes))
                     continue;
              /* store the value of the DT "port,mode" property
               * in the global structure to know the mode of each port in
               * other functions of the driver
              ret = fwnode property read u32(child, "port-mode", &tmp);
              if (!ret)
                      st->port modes[reg] = tmp;
              /* all the DT nodes should include the port-mode property */
              else {
                      dev info(st->dev, "port mode is not found\n");
                     continue;
              }
              /*
```

```
* you will store other DT properties
 * depending of the used "port, mode" property
 */
switch (st->port modes[reg]) {
case PORT MODE 7:
       ret = fwnode property_read_u32(child, "adc-range", &tmp);
       if (!ret)
              st->adc range[reg] = tmp;
       else
              dev info(st->dev, "Get default ADC range\n");
       ret = fwnode property read u32(child, "AVR", &tmp);
       if (!ret)
              st->adc_reference[reg] = tmp;
       else
              dev info(st->dev, "Get default internal ADC
                       reference\n");
       ret = fwnode property read u32(child, "adc-samples",
                                      &tmp);
       if (!ret)
              st->adc_samples[reg] = tmp;
       else
              dev info(st->dev, "Get default internal ADC
                       sampling\n");
       break;
case PORT MODE 8:
       ret = fwnode property_read_u32(child, "adc-range", &tmp);
       if (!ret)
              st->adc_range[reg] = tmp;
       else
              dev info(st->dev, "Get default ADC range\n");
       ret = fwnode property read u32(child, "AVR", &tmp);
       if (!ret)
              st->adc reference[reg] = tmp;
       else
              dev info(st->dev, "Get default internal ADC
                       reference\n");
       ret = fwnode property_read_u32(child, "adc-samples",
                                      &tmp);
       if (!ret)
              st->adc_samples[reg] = tmp;
       else
```

```
dev_info(st->dev, "Get default internal ADC
                       sampling\n");
       ret = fwnode property read u32(child, "negative-input",
                                      &tmp);
       if (!ret)
               st->adc negative port[reg] = tmp;
       else {
              dev info(st->dev, "Bad value for negative ADC
                       channel\n");
               return -EINVAL;
       }
       break;
case PORT MODE 9: case PORT MODE 10:
       ret = fwnode_property_read_u32(child, "adc-range", &tmp);
       if (!ret)
               st->adc range[reg] = tmp;
       else
              dev info(st->dev, "Get default ADC range\n");
       ret = fwnode property read u32(child, "AVR", &tmp);
       if (!ret)
              st->adc reference[reg] = tmp;
       else
               dev_info(st->dev, "Get default internal ADC
                       reference\n");
       break;
case PORT MODE 5: case PORT MODE 6:
       ret = fwnode property read u32(child, "dac-range", &tmp);
       if (!ret)
       st->dac_range[reg] = tmp;
       else
               dev info(st->dev, "Get default DAC range\n");
        * A port in mode 6 will generate two IIO sysfs entries,
        * one for writing the DAC port, and another for reading
        * the ADC port
        */
       if ((st->port modes[reg]) == PORT MODE 6) {
               ret = fwnode property read u32(child, "AVR",
                                             &tmp);
               if (!ret)
                      st->adc_reference[reg] = tmp;
```

```
else
                      dev_info(st->dev, "Get default internal
                              ADC reference\n");
               * get the number of ports set in mode_6 to
               * allocate space for the realated iio channels
              port_mode_6_count++;
       }
       break;
/* The port is configured as a GPI in the DT */
case PORT MODE 1:
       /*
        * link the gpio offset with the port number,
        * starting with offset = 0
       st->gpio offset[offset] = reg;
        * store the port mode for each gpio offset,
        * starting with offset = 0
       st->gpio offset mode[offset] = PORT MODE 1;
        * increment the gpio offset and number of configured
        * ports as GPIOs
        */
       offset++;
       st->num_gpios++;
       break;
/* The port is configured as a GPO in the DT */
case PORT_MODE_3:
       /*
        * link the gpio offset with the port number,
        * starting with offset = 0
        */
       st->gpio_offset[offset] = reg;
        * store the port_mode for each gpio offset,
        * starting with offset = 0
```

```
*/
              st->gpio offset mode[offset] = PORT MODE 3;
               * increment the gpio offset and
               * number of configured ports as GPIOs
               */
              offset++:
              st->num_gpios++;
              break;
       case PORT MODE 0:
              dev_info(st->dev, "the channel %d is set in default port
                       mode_0\n", reg);
              break;
       default:
              dev_info(st->dev, "bad port mode for channel %d\n", reg);
       }
}
/*
* Allocate space for the storage of all the IIO channels specs.
* Returns a pointer to this storage
*/
devm kcalloc(st->dev, num ports + port mode 6 count,
             sizeof(*ports), GFP KERNEL);
/*
* i is the number of the channel, &ports[curr_port] is a pointer
* variable that will store the "iio_chan_spec structure" address of
* each port
*/
for (i = 0; i < num ports; i++) {
       switch (st->port modes[i]) {
       case PORT MODE 5:
              max11300 setup port 5 mode(iio dev, &ports[curr port],
                                        true, i, PORT MODE 5);
              curr port++;
              break;
       case PORT MODE 6:
              max11300 setup port 6 mode(iio dev, &ports[curr port],
                                         true, i, PORT MODE 6);
              curr_port++;
              max11300_setup_port_6_mode(iio_dev, &ports[curr_port],
                                         false, i, PORT_MODE_6);
```

```
curr_port++;
                      break;
              case PORT MODE 7:
                      max11300_setup_port_7_mode(iio_dev, &ports[curr_port],
                                                false, i, PORT_MODE_7);
                      curr port++;
                      break;
              case PORT MODE 8:
                      max11300 setup port 8 mode(iio dev, &ports[curr port],
                             false, i, st->adc negative port[i], PORT MODE 8);
                      curr_port++;
                      break;
              case PORT MODE 0:
                      dev_info(st->dev, "the channel is set in default port
                              mode_0\n");
                      break;
              case PORT MODE 1:
                      dev_info(st->dev, "the channel %d is set in port
                              mode_1\n", i);
                      break;
              case PORT MODE 3:
                      dev info(st->dev, "the channel %d is set in port
                              mode_3\n", i);
                      break;
              default:
                      dev info(st->dev, "bad port mode for channel %d\n", i);
              }
       }
       iio_dev->num_channels = curr_port;
       iio dev->channels = ports;
       return 0;
}
```

6. Write the struct iio\_info structure. The read/write user space operations to sysfs data channel access attributes are mapped to the following kernel callbacks:

```
static const struct iio_info max11300_info = {
    .read_raw = max11300_read_adc,
    .write_raw = max11300_write_dac,
```

The max11300\_write\_dac() function contains a switch(mask) that sets different tasks depending of the received parameter values. If the received info\_mask value is [IIO\_CHAN\_INFO\_RAW] = "raw", the max11300\_reg\_write() function is called, which writes a DAC value (entered through the user space via a IIO sysfs entry) to the selected port DAC data register using a SPI transaction.

When the max11300\_read\_adc() function receives the info\_mask value [IIO\_CHAN\_INFO\_RAW] = "raw", it first reads the received ADC channel address value to select the ADC port mode. Once the ADC port mode has been discovered, then max11300\_reg\_read() or max11300\_reg\_read\_differential() functions are called, which get the value of the selected port ADC data register via a SPI transaction. The returned ADC value is stored into the val variable and this value is returned to the user space through the IIO\_VAL\_INT identifier.

#### GPIO driver interface

The MAX11300 driver will also include a GPIO controller, which will configure and control the MAX11300 ports selected as GPIOs (Port 1 and Port 3 modes) in the DT node of the device.

In the Chapter 5 of this book, you saw how to control GPIOs from kernel space using the GPIO descriptor consumer interface of the GPIOLib framework.


Most processors today use composite pin controllers. These composite pin controllers will control the GPIOs of the processor, generate interrupts on top of the GPIO functionality and allow pin multiplexing using the I/O pins of the processor as GPIOs or as one of several peripheral functions. The composite pin controllers are configured using a pinctrl driver.

The pinctrl driver will register the gpio\_chip structures with the kernel, the irq\_chip structures with the IRQ system and the pinctrl\_desc structures with the Pinctrl subsystem. The gpio and pin controllers are associated with each other within the pinctrl driver through the pinctrl\_add\_gpio\_range() function, which adds a range of GPIOs to be handled by a certain pin controller. In the section 2.1 of the gpio device tree binding document at https://elixir.bootlin.com/linux/latest/source/Documentation/devicetree/bindings/gpio/gpio.txt , you can see the gpio and pin controllers interaction within the DT sources.

The GPIOLib framework will provide the kernel and user space APIs to control the GPIOs.

In the next image, taken from the STM32MP1 wiki article at https://wiki.st.com/stm32mpu/wiki/GPIOLib overview, you can see the interaction between different

kernel drivers and frameworks to control the GPIO chips. You can also see in this article a description of the blocks shown in the image below.



Our MAX11300 IIO driver will include a basic GPIO controller, which will configure the ports of the MAX11300 device as GPIOs, set the direction of the GPIOs (input or output) and control the ouput level of the GPIO lines (low or high ouput level).

These are the main steps to create the GPIO controller in our MAX11300 IIO driver:

 Include the following header, which defines the structures used to define a GPIO driver: #include driver.h> 2. Initialize the gpio\_chip structure with the different callbacks that will control the gpio lines of the GPIO controller and register the gpio chip with the kernel using the gpiochip\_add\_data() function:

```
static int max11300_gpio_init(struct max11300_state *st)
{
    st->gpiochip.label = "gpio-max11300";
    st->gpiochip.base = -1;
    st->gpiochip.ngpio = st->num_gpios;
    st->gpiochip.parent = st->dev;
    st->gpiochip.can_sleep = true;
    st->gpiochip.direction_input = max11300_gpio_direction_input;
    st->gpiochip.direction_output = max11300_gpio_direction_output;
    st->gpiochip.get = max11300_gpio_get;
    st->gpiochip.set = max11300_gpio_set;
    st->gpiochip.owner = THIS_MODULE;

    /* register a gpio_chip */
    return gpiochip_add_data(&st->gpiochip, st);
}
```

3. These are the callback functions that will control the GPIO lines of the MAX11300 GPIO controller:

```
* struct gpio chip get callback function.
* It gets the input value of the GPIO line (0=low, 1=high)
* accessing to the GPI DATA registers of the MAX11300
*/
static int max11300 gpio get(struct gpio chip *chip, unsigned int offset)
       struct max11300 state *st = gpiochip get data(chip);
       int ret = 0;
       u16 read val;
       u8 reg;
       int val;
       mutex_lock(&st->gpio_lock);
       if (st->gpio offset mode[offset] == PORT MODE 3)
       dev info(st->dev, "the gpio %d cannot be configured in input mode\n",
               offset);
       /* for GPIOs from 16 to 19 ports */
       if (st->gpio offset[offset] > 0x0F) {
              reg = GPI DATA 19 TO 16 ADDRESS;
```

```
ret = st->ops->reg_read(st, reg, &read_val);
               if (ret)
                      goto err_unlock;
               val = (int) (read_val);
               val = val << 16;</pre>
               if (val & BIT(st->gpio_offset[offset]))
                      val = 1;
               else
                      val = 0;
               mutex_unlock(&st->gpio_lock);
               return val;
       }
       else {
               reg = GPI_DATA_15_TO_0_ADDRESS;
               ret = st->ops->reg_read(st, reg, &read_val);
               if (ret)
                      goto err unlock;
               val = (int) read val;
               if(val & BIT(st->gpio offset[offset]))
                      val = 1;
               else
                      val = 0;
               mutex_unlock(&st->gpio_lock);
               return val;
       }
err unlock:
       mutex_unlock(&st->gpio_lock);
       return ret;
}
 * struct gpio chip set callback function.
* It sets the output value of the GPIO line with
* GPIO ACTIVE HIGH mode (0=low, 1=high)
* writing to the GPO DATA registers of the max11300
*/
static void max11300_gpio_set(struct gpio_chip *chip, unsigned int offset,
                              int value)
{
       struct max11300_state *st = gpiochip_get_data(chip);
       u8 reg;
```

```
unsigned int val = 0;
       mutex lock(&st->gpio lock);
       if (st->gpio offset mode[offset] == PORT MODE 1)
       dev info(st->dev, "the gpio %d cannot accept this output\n", offset);
       if (value == 1 && (st->gpio offset[offset] > 0x0F)) {
              dev info(st->dev, "The GPIO ouput is set high and port number is
                       %d. Pin is > 0x0F\n", st->gpio_offset[offset]);
              val |= BIT(st->gpio offset[offset]);
              val = val >> 16;
              reg = GPO_DATA_19_TO_16_ADDRESS;
              st->ops->reg_write(st, reg, val);
       else if (value == 0 && (st->gpio offset[offset] > 0x0F)) {
              dev info(st->dev, "The GPIO ouput is set low and port number is
                       %d. Pin is > 0x0F\n", st->gpio_offset[offset]);
              val &= ~BIT(st->gpio offset[offset]);
              val = val >> 16;
              reg = GPO DATA 19 TO 16 ADDRESS;
              st->ops->reg write(st, reg, val);
       }
       else if (value == 1 && (st->gpio offset[offset] < 0x0F)) {</pre>
              dev info(st->dev, "The GPIO ouput is set high and port number is
                       %d. Pin is < 0x0F\n", st->gpio_offset[offset]);
              val |= BIT(st->gpio offset[offset]);
              reg = GPO DATA 15 TO 0 ADDRESS;
              st->ops->reg write(st, reg, val);
       else if (value == 0 && (st->gpio offset[offset] < 0x0F)) {
              dev_info(st->dev, "The GPIO ouput is set low and port_number is
                       %d. Pin is < 0x0F\n", st->gpio offset[offset]);
              val &= ~BIT(st->gpio offset[offset]);
              reg = GPO_DATA_15_TO_0_ADDRESS;
              st->ops->reg write(st, reg, val);
       }
       else
              dev info(st->dev, "the gpio %d cannot accept this value\n",
                       offset);
       mutex unlock(&st->gpio lock);
}
* struct gpio_chip direction_input callback function.
* It configures the GPIO port as an input (GPI)
 * writing to the PORT_CFG register of the max11300
```

```
*/
static int max11300 gpio direction input(struct gpio chip *chip,
                                         unsigned int offset)
{
       struct max11300_state *st = gpiochip_get_data(chip);
       int ret:
       u8 reg;
       u16 port mode, val;
       mutex_lock(&st->gpio_lock);
       /* get the port number stored in the GPIO offset */
       if (st->gpio_offset_mode[offset] == PORT_MODE_3)
              dev_info(st->dev, "Error.The gpio %d only can be set in output
                       mode\n", offset);
       /* Set the logic 1 input above 2.5V level */
       val = 0x0fff;
       /* store the GPIO threshold value in the port DAC register */
       reg = PORT DAC DATA BASE ADDRESS + st->gpio offset[offset];
       ret = st->ops->reg write(st, reg, val);
       if (ret)
              goto err unlock;
       /* Configure the port as GPI */
       reg = PORT CFG BASE ADDRESS + st->gpio offset[offset];
       port mode = (1 << 12);
       ret = st->ops->reg_write(st, reg, port_mode);
       if (ret)
              goto err_unlock;
       mdelay(1);
err unlock:
       mutex unlock(&st->gpio lock);
       return ret;
}
* struct gpio chip direction output callback function.
* It configures the GPIO port as an output (GPO) writing to
* the PORT CFG register of the max11300 and sets output value of the
* GPIO line with GPIO ACTIVE_HIGH mode (0=low, 1=high)
 * writing to the GPO data registers of the max11300
 */
```

```
static int max11300_gpio_direction_output(struct gpio_chip *chip,
                                      unsigned int offset, int value)
{
       struct max11300 state *st = gpiochip get data(chip);
       int ret;
       u8 reg;
       u16 port_mode, val;
       mutex_lock(&st->gpio_lock);
       dev info(st->dev, "The GPIO is set as an output\n");
       if (st->gpio_offset_mode[offset] == PORT_MODE_1)
              dev_info(st->dev, "the gpio %d only can be set in input mode\n",
                       offset);
       /* GPIO output high is 3.3V */
       val = 0x0547;
       reg = PORT DAC DATA BASE ADDRESS + st->gpio offset[offset];
       ret = st->ops->reg_write(st, reg, val);
       if (ret) {
              mutex_unlock(&st->gpio_lock);
              return ret;
       mdelay(1);
       reg = PORT CFG BASE ADDRESS + st->gpio offset[offset];
       port mode = (3 << 12);
       ret = st->ops->reg_write(st, reg, port_mode);
       if (ret) {
              mutex_unlock(&st->gpio_lock);
              return ret;
       mdelay(1);
       mutex_unlock(&st->gpio_lock);
       max11300_gpio_set(chip, offset, value);
       return ret;
}
```

See in the next **Listings** the complete "IIO Mixed-Signal I/O Device" driver source code for the Raspberry Pi 3 Model B processor.

**Note**: The "IIO Mixed-Signal I/O Device" driver source code developed for the Raspberry Pi 3 Model B board is included in the linux\_5.4\_rpi3\_drivers.zip file inside the linux\_5.4\_max11300\_driver folder and can be downloaded from the GitHub repository at https://github.com/ALIBERA/linux\_book\_2nd\_edition

## Listing 11-6: max11300-base.h

```
#ifndef __DRIVERS_IIO_DAC_max11300_BASE_H__
#define DRIVERS IIO DAC max11300 BASE H
#include <linux/types.h>
#include <linux/cache.h>
#include <linux/mutex.h>
#include <linux/gpio/driver.h>
struct max11300 state;
/* masks for the Device Control (DCR) Register */
#define DCR ADCCTL CONTINUOUS SWEEP (BIT(0) | BIT(1))
#define DCR DACREF BIT(6)
#define BRST BIT(14)
#define RESET BIT(15)
/* define register addresses */
#define DCR ADDRESS 0x10
#define PORT CFG BASE ADDRESS 0x20
#define PORT ADC DATA BASE ADDRESS 0x40
#define PORT DAC DATA BASE ADDRESS 0x60
#define DACPRSTDAT1 ADDRESS 0x16
#define GPO DATA 15 TO 0 ADDRESS 0x0D
#define GPO DATA 19 TO 16 ADDRESS 0x0E
#define GPI_DATA_15_TO_0_ADDRESS 0x0B
#define GPI DATA 19 TO 16 ADDRESS 0x0C
 * declare the struct with pointers to the functions that will read and write
 * via SPI the registers of the MAX11300 device
 */
struct max11300_rw_ops {
   int (*reg write)(struct max11300 state *st, u8 reg, u16 value);
   int (*reg read)(struct max11300 state *st, u8 reg, u16 *value);
   int (*reg read differential)(struct max11300 state *st, u8 reg, int *value);
};
```

```
/* declare the global structure that will store the info of the device */
struct max11300 state {
   struct device *dev;
   const struct max11300 rw ops *ops;
   struct gpio_chip gpiochip;
   struct mutex gpio_lock;
   u8 num ports;
   u8 num gpios;
   u8 gpio offset[20];
   u8 gpio offset mode[20];
   u8 port modes[20];
   u8 adc range[20];
   u8 dac_range[20];
   u8 adc_reference[20];
   u8 adc samples[20];
   u8 adc negative port[20];
   u8 tx_cmd;
   __be16 tx_msg;
   __be16 rx_msg;
};
int max11300 probe(struct device *dev, const char *name,
            const struct max11300 rw ops *ops);
int max11300 remove(struct device *dev);
#endif /* __DRIVERS_IIO_DAC_max11300_BASE_H__ */
```

## Listing 11-7: maxim, max11300.h

#ifndef DT BINDINGS MAXIM MAX11300 H

```
#define _DT_BINDINGS_MAXIM_MAX11300_H
#define
          PORT MODE 0
#define
          PORT MODE 1
                                1
#define
          PORT MODE 2
                                2
#define
          PORT MODE 3
                                3
#define
          PORT MODE 4
                                4
                                5
#define
          PORT MODE 5
          PORT MODE 6
#define
                                6
#define
          PORT MODE 7
                                7
                                8
#define
          PORT MODE 8
#define
          PORT MODE 9
                                9
#define
          PORT MODE 10
                                10
#define
          PORT MODE 11
                                11
#define
          PORT MODE 12
                                12
#define
          ADC SAMPLES 1
                                0
#define
          ADC SAMPLES 2
                                1
```

```
#define
          ADC SAMPLES 4
                                2
          ADC SAMPLES 8
#define
#define
          ADC_SAMPLES_16
                                4
#define
          ADC SAMPLES 32
                                5
#define
          ADC SAMPLES 64
                                6
#define
          ADC SAMPLES 128
/* ADC voltage ranges */
#define
          ADC VOLTAGE RANGE NOT SELECTED
#define
                                              1 // 0 to +5V range
          ADC VOLTAGE RANGE PLUS10
#define ADC_VOLTAGE_RANGE_PLUSMINUS5
                                              2 // -5V to +5V range
#define ADC_VOLTAGE_RANGE_MINUS10
                                              3 // -10V to 0 range
#define
        ADC VOLTAGE RANGE PLUS25
                                              4 // 0 to +2.5 range
/* DAC voltage ranges mode 5*/
#define
          DAC_VOLTAGE_RANGE_NOT_SELECTED
                                              0
          DAC_VOLTAGE_RANGE_PLUS10
#define
                                              1
#define
          DAC_VOLTAGE_RANGE_PLUSMINUS5
                                              2
#define
          DAC VOLTAGE RANGE MINUS10
                                              3
#endif /* DT BINDINGS MAXIM MAX11300 H */
```

# Listing 11-8: max11300.c

```
#include "max11300-base.h"
#include <linux/bitops.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/spi/spi.h>
/* function to write MAX11300 registers */
static int max11300_reg_write(struct max11300_state *st, u8 reg, u16 val)
   struct spi_device *spi = container_of(st->dev, struct spi_device, dev);
   struct spi_transfer t[] = {
                  .tx buf = &st->tx cmd,
                  .len = 1,
          }, {
                  .tx buf = &st->tx msg,
                  .1en = 2,
          },
   };
```

```
/* to transmit via SPI the LSB bit of the command byte must be 0 */
   st->tx \ cmd = (reg << 1);
    * In little endian CPUs the byte stored in the higher address of
    * the "val" variable (MSB of the DAC) is stored in the lower address
    * of the "st->tx msg" variable using cpu to be16()
    */
   st->tx msg = cpu to be16(val);
   return spi sync transfer(spi, t, ARRAY SIZE(t));
}
/* function to read MAX11300 registers in SE mode */
static int max11300 reg read(struct max11300 state *st, u8 reg, u16 *value)
   struct spi device *spi = container of(st->dev, struct spi device, dev);
   int ret;
   struct spi_transfer t[] = {
                  .tx buf = &st->tx cmd,
                  .len = 1,
          }, {
                  .rx buf = &st->rx msg,
                  .len = 2,
          },
   };
   dev_info(st->dev, "read SE channel\n");
   /* to receive via SPI the LSB bit of the command byte must be 1 */
   st->tx \ cmd = ((reg << 1) | 1);
   ret = spi sync transfer(spi, t, ARRAY SIZE(t));
   if (ret < 0)
          return ret;
    * In little endian CPUs the first byte (MSB of the ADC) received via
    * SPI (in BE format) is stored in the lower address of "st->rx msg"
    * variable. This byte is copied to the higher address of the "value"
    * variable using be16 to cpu(). The second byte received via SPI is
    * copied from the higher address of "st->rx msg" to the lower address
    * of the "value" variable in little endian CPUs.
    * In big endian CPUs the addresses are not swapped.
    */
```

```
*value = be16_to_cpu(st->rx_msg);
   return 0;
}
/* function to read MAX11300 registers in differential mode (2's complement) */
static int max11300 reg read differential(struct max11300 state *st, u8 reg,
                                          int *value)
{
   struct spi device *spi = container of(st->dev, struct spi device, dev);
   int ret;
   struct spi_transfer t[] = {
          {
                  .tx buf = &st->tx cmd,
                  .len = 1,
          }, {
                  .rx buf = &st->rx msg,
                  .1en = 2,
          },
   };
   dev info(st->dev, "read differential channel\n");
   /* to receive LSB of command byte has to be 1 */
   st->tx \ cmd = ((reg << 1) | 1);
   ret = spi_sync_transfer(spi, t, ARRAY_SIZE(t));
   if (ret < 0)
          return ret;
    * extend to an int 2's complement value the received SPI value in 2's
    * complement value, which is stored in the "st->rx_msg" variable
   *value = sign extend32(be16 to cpu(st->rx msg), 11);
   return 0;
}
* Initialize the struct max11300 rw ops with read and write
 * callback functions to write/read via SPI from MAX11300 registers
static const struct max11300 rw ops max11300 rw ops = {
   .reg_write = max11300_reg_write,
   .reg read = max11300 reg read,
   .reg_read_differential = max11300_reg_read_differential,
```

```
};
static int max11300 spi probe(struct spi device *spi)
   const struct spi_device_id *id = spi_get_device_id(spi);
   return max11300 probe(&spi->dev, id->name, &max11300 rw ops);
}
static int max11300 spi remove(struct spi device *spi)
{
   return max11300 remove(&spi->dev);
}
static const struct spi device id max11300 spi ids[] = {
   \{ .name = "max11300", \}, 
   {}
};
MODULE DEVICE TABLE(spi, max11300 spi ids);
static const struct of device id max11300 of match[] = {
   { .compatible = "maxim, max11300", },
   {},
};
MODULE DEVICE TABLE(of, max11300 of match);
static struct spi driver max11300 spi driver = {
   .driver = {
           .name = max11300,
           .of_match_table = of_match_ptr(max11300_of_match),
   },
   .probe = max11300_spi_probe,
   .remove = max11300 spi remove,
   .id table = max11300 spi ids,
};
module spi driver(max11300 spi driver);
MODULE AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
MODULE DESCRIPTION("Maxim max11300 multi-port converters");
MODULE LICENSE("GPL v2");
```

# Listing 11-9: max11300-base.c

```
#include <linux/bitops.h>
#include <linux/delay.h>
#include <linux/iio/iio.h>
#include <linux/module.h>
#include <linux/mutex.h>
#include <linux/of.h>
#include <linux/property.h>
#include <dt-bindings/iio/maxim,max11300.h>
#include "max11300-base.h"
 * struct gpio chip get callback function.
 * It gets the input value of the GPIO line (0=low, 1=high)
 * accessing to the GPI DATA registers of max11300
static int max11300 gpio get(struct gpio chip *chip, unsigned int offset)
   struct max11300 state *st = gpiochip get data(chip);
   int ret = 0;
   u16 read_val;
   u8 reg;
   int val;
   mutex lock(&st->gpio lock);
   dev_info(st->dev, "The GPIO input is get\n");
   if (st->gpio offset mode[offset] == PORT MODE 3)
   dev info(st->dev, "the gpio %d cannot be configured in input mode\n",
           offset);
   /* for GPIOs from 16 to 19 ports */
   if (st->gpio offset[offset] > 0x0F) {
          reg = GPI DATA 19 TO 16 ADDRESS;
          ret = st->ops->reg read(st, reg, &read val);
          if (ret)
                  goto err unlock;
          val = (int) (read_val);
          val = val << 16;</pre>
          if (val & BIT(st->gpio offset[offset]))
                  val = 1:
          else
```

```
val = 0;
          mutex unlock(&st->gpio lock);
          return val;
   }
   else {
          reg = GPI DATA 15 TO 0 ADDRESS;
           ret = st->ops->reg read(st, reg, &read val);
           if (ret)
                  goto err_unlock;
          val = (int) read val;
          if(val & BIT(st->gpio_offset[offset]))
                  val = 1;
           else
                  val = 0;
          mutex_unlock(&st->gpio_lock);
          return val;
   }
err unlock:
   mutex unlock(&st->gpio lock);
   return ret;
}
 * struct gpio chip set callback function.
* It sets the output value of the GPIO line in
 * GPIO ACTIVE HIGH mode (0=low, 1=high)
 * writing to the GPO_DATA registers of max11300
 */
static void max11300_gpio_set(struct gpio_chip *chip, unsigned int offset,
                             int value)
{
   struct max11300_state *st = gpiochip_get_data(chip);
   u8 reg;
   unsigned int val = 0;
   mutex lock(&st->gpio lock);
   dev info(st->dev, "The GPIO ouput is set\n");
   if (st->gpio offset mode[offset] == PORT MODE 1)
   dev_info(st->dev, "the gpio %d cannot accept this output\n", offset);
   if (value == 1 && (st->gpio_offset[offset] > 0x0F)) {
```

```
dev info(st->dev,
              "The GPIO ouput is set high and port number is %d. Pin is > 0x0F\n",
                   st->gpio offset[offset]);
          val |= BIT(st->gpio offset[offset]);
          val = val >> 16;
          reg = GPO_DATA_19_TO_16_ADDRESS;
          st->ops->reg write(st, reg, val);
   else if (value == 0 && (st->gpio offset[offset] > 0x0F)) {
          dev info(st->dev,
              "The GPIO ouput is set low and port number is %d. Pin is > 0x0F\n",
                   st->gpio offset[offset]);
          val &= ~BIT(st->gpio_offset[offset]);
          val = val >> 16;
          reg = GPO DATA 19 TO 16 ADDRESS;
          st->ops->reg write(st, reg, val);
   else if (value == 1 && (st->gpio_offset[offset] < 0x0F)) {
          dev info(st->dev,
              "The GPIO ouput is set high and port number is %d. Pin is < 0x0F\n",
                   st->gpio offset[offset]);
          val |= BIT(st->gpio offset[offset]);
          reg = GPO DATA 15 TO 0 ADDRESS;
          st->ops->reg write(st, reg, val);
   else if (value == 0 && (st->gpio offset[offset] < 0x0F)) {
          dev_info(st->dev.
               "The GPIO ouput is set low and port number is %d. Pin is < 0x0F\n",
                   st->gpio offset[offset]);
          val &= ~BIT(st->gpio_offset[offset]);
          reg = GPO DATA 15 TO 0 ADDRESS;
          st->ops->reg_write(st, reg, val);
   }
   else
          dev info(st->dev, "the gpio %d cannot accept this value\n", offset);
   mutex unlock(&st->gpio lock);
}
/*
 * struct gpio chip direction input callback function.
* It configures the GPIO port as an input (GPI)
 * writing to the PORT CFG register of max11300
static int max11300 gpio direction input(struct gpio chip *chip,
                                         unsigned int offset)
   struct max11300_state *st = gpiochip_get_data(chip);
```

```
int ret;
   u8 reg;
   u16 port mode, val;
   mutex_lock(&st->gpio_lock);
   dev info(st->dev, "The GPIO is set as an input\n");
   /* get the port number stored in the GPIO offset */
   if (st->gpio offset mode[offset] == PORT MODE 3)
          dev info(st->dev,
                   "Error. The gpio %d only can be set in output mode\n",
                   offset);
   /* Set the logic 1 input above 2.5V level*/
   val = 0x0fff;
   /* store the GPIO threshold value in the port DAC register */
   reg = PORT DAC DATA BASE ADDRESS + st->gpio offset[offset];
   ret = st->ops->reg write(st, reg, val);
   if (ret)
          goto err unlock;
   /* Configure the port as GPI */
   reg = PORT CFG BASE ADDRESS + st->gpio offset[offset];
   port mode = (1 << 12);
   ret = st->ops->reg write(st, reg, port mode);
   if (ret)
          goto err_unlock;
   mdelay(1);
err unlock:
   mutex_unlock(&st->gpio_lock);
   return ret;
 * struct gpio chip direction output callback function.
* It configures the GPIO port as an output (GPO) writing to
* the PORT CFG register of max11300 and sets output value of the
 * GPIO line in GPIO ACTIVE HIGH mode (0=low, 1=high)
* writing to the GPO data registers of max11300
static int max11300_gpio_direction_output(struct gpio_chip *chip,
                                          unsigned int offset, int value)
```

}

{

```
struct max11300_state *st = gpiochip_get_data(chip);
   int ret;
   u8 reg;
   u16 port mode, val;
   mutex_lock(&st->gpio_lock);
   dev info(st->dev, "The GPIO is set as an output\n");
   if (st->gpio_offset_mode[offset] == PORT_MODE_1)
          dev info(st->dev,
                   "the gpio %d only can be set in input mode\n",
                   offset);
   /* GPIO output high is 3.3V */
   val = 0x0547;
   reg = PORT_DAC_DATA_BASE_ADDRESS + st->gpio_offset[offset];
   ret = st->ops->reg write(st, reg, val);
   if (ret) {
          mutex_unlock(&st->gpio_lock);
          return ret;
   }
   mdelay(1);
   reg = PORT CFG BASE ADDRESS + st->gpio offset[offset];
   port_mode = (3 << 12);
   ret = st->ops->reg_write(st, reg, port_mode);
   if (ret) {
          mutex_unlock(&st->gpio_lock);
          return ret;
   mdelay(1);
   mutex_unlock(&st->gpio_lock);
   max11300 gpio set(chip, offset, value);
   return ret;
* Initialize the MAX11300 gpio controller (struct gpio chip)
 * and register it to the kernel
static int max11300 gpio init(struct max11300 state *st)
   if (!st->num_gpios)
          return 0;
```

}

```
st->gpiochip.label = "gpio-max11300";
   st->gpiochip.base = -1;
   st->gpiochip.ngpio = st->num gpios;
   st->gpiochip.parent = st->dev;
   st->gpiochip.can sleep = true;
   st->gpiochip.direction input = max11300_gpio_direction_input;
   st->gpiochip.direction output = max11300 gpio direction output;
   st->gpiochip.get = max11300 gpio get;
   st->gpiochip.set = max11300 gpio set;
   st->gpiochip.owner = THIS MODULE;
   mutex_init(&st->gpio_lock);
   /* register a gpio chip */
   return gpiochip add data(&st->gpiochip, st);
}
 * Configure the port configuration registers of each port with the values
* retrieved from the DT properties. These DT values were read and stored in
 * the device global structure using the max11300 alloc ports() function.
 * The ports in GPIO mode will be configured in the gpiochip.direction input
 * and gpiochip.direction output callback functions.
static int max11300 set port modes(struct max11300 state *st)
   const struct max11300 rw ops *ops = st->ops;
   int ret;
   unsigned int i;
   u8 reg;
   u16 adc_range, dac_range, adc_reference, adc_samples, adc_negative_port;
   u16 val, port mode;
   struct iio dev *iio dev = iio priv to dev(st);
   mutex lock(&iio dev->mlock);
   for (i = 0; i < st->num ports; i++) {
          switch (st->port modes[i]) {
          case PORT MODE 5: case PORT MODE 6:
                  reg = PORT CFG BASE ADDRESS + i;
                  adc reference = st->adc reference[i];
                  port mode = (st->port modes[i] << 12);</pre>
                  dac range = (st->dac_range[i] << 8);</pre>
                  dev info(st->dev,
                "the value of adc cfg addr for channel %d in port mode %d is %x\n",
                          i, st->port_modes[i], reg);
```

```
if ((st->port_modes[i]) == PORT_MODE_5)
               val = (port_mode | dac_range);
       else
               val = (port_mode | dac_range | adc_reference);
       dev info(st->dev, "the channel %d is set in port mode %d\n",
                i, st->port modes[i]);
       dev info(st->dev,
     "the value of adc cfg val for channel %d in port mode %d is %x\n",
                i, st->port modes[i], val);
       ret = ops->reg_write(st, reg, val);
       if (ret)
               goto err unlock;
       mdelay(1);
       break;
case PORT_MODE 7:
       reg = PORT CFG BASE ADDRESS + i;
       port mode = (st->port modes[i] << 12);</pre>
       adc_range = (st->adc_range[i] << 8);</pre>
       adc reference = st->adc reference[i];
       adc samples = (st->adc samples[i] << 5);</pre>
       dev info(st->dev,
     "the value of adc cfg addr for channel %d in port mode %d is %x\n",
                i, st->port modes[i], reg);
       val = (port_mode | adc_range | adc_reference | adc_samples);
       dev info(st->dev,
                "the channel %d is set in port mode %d\n",
                i, st->port_modes[i]);
       dev info(st->dev,
      "the value of adc cfg val for channel %d in port mode %d is %x\n",
                i, st->port modes[i], val);
       ret = ops->reg write(st, reg, val);
       if (ret)
               goto err unlock;
       mdelay(1);
       break;
case PORT_MODE_8:
       reg = PORT CFG BASE ADDRESS + i;
       port_mode = (st->port_modes[i] << 12);</pre>
```

```
adc range = (st->adc range[i] << 8);</pre>
                  adc reference = st->adc reference[i];
                  adc samples = (st->adc samples[i] << 5);</pre>
                  adc negative port = st->adc negative port[i];
                  dev info(st->dev,
                "the value of adc cfg addr for channel %d in port mode %d is %x\n",
                           i, st->port modes[i], reg);
                  val = (port_mode | adc_range | adc_reference | adc_samples |
adc negative port);
                  dev_info(st->dev,
                           "the channel %d is set in port mode %d\n",
                           i, st->port modes[i]);
                  dev info(st->dev,
                "the value of adc cfg val for channel %d in port mode %d is %x\n",
                           i, st->port_modes[i], val);
                  ret = ops->reg write(st, reg, val);
                  if (ret)
                         goto err unlock;
                  mdelay(1);
                  break;
           case PORT MODE 9: case PORT MODE 10:
                  reg = PORT CFG BASE ADDRESS + i;
                  port mode = (st->port modes[i] << 12);</pre>
                  adc range = (st->adc range[i] << 8);</pre>
                  adc_reference = st->adc_reference[i];
                  dev_info(st->dev,
                "the value of adc cfg addr for channel %d in port mode %d is %x\n",
                           i, st->port_modes[i], reg);
                  val = (port mode | adc range | adc reference);
                  dev info(st->dev,
                           "the channel %d is set in port mode %d\n",
                           i, st->port modes[i]);
                  dev info(st->dev,
                 "the value of adc cfg val for channel %d in port mode %d is x\n",
                           i, st->port modes[i], val);
                  ret = ops->reg write(st, reg, val);
                  if (ret)
                         goto err_unlock;
```

```
mdelay(1);
                  break;
          case PORT MODE 0:
                  dev_info(st->dev,
                          "the port %d is set in default port mode_0\n", i);
                  break:
          case PORT MODE 1:
                  dev info(st->dev, "the port %d is set in port mode 1\n", i);
                  break;
          case PORT MODE 3:
                  dev info(st->dev, "the port %d is set in port mode 3\n", i);
                  break;
          default:
                  dev_info(st->dev, "bad port mode is selected\n");
                  return -EINVAL;
          }
   }
err unlock:
   mutex unlock(&iio dev->mlock);
   return ret;
}
/* IIO writing callback function */
static int max11300 write dac(struct iio dev *iio dev,
                             struct iio chan spec const *chan,
                             int val, int val2, long mask)
{
   struct max11300 state *st = iio priv(iio dev);
   u8 reg;
   int ret;
   reg = (PORT DAC DATA BASE ADDRESS + chan->channel);
   dev_info(st->dev, "the DAC data register is %x\n", reg);
   dev_info(st->dev, "the value in the DAC data register is %x\n", val);
   switch (mask) {
   case IIO CHAN INFO RAW:
          if (!chan->output)
                  return -EINVAL;
          mutex lock(&iio dev->mlock);
          ret = st->ops->reg write(st, reg, val);
          mutex unlock(&iio dev->mlock);
          break;
   default:
          return -EINVAL;
```

```
}
   return ret;
}
/* IIO reading callback function */
static int max11300_read_adc(struct iio_dev *iio_dev,
                             struct iio chan spec const *chan,
                             int *val, int *val2, long m)
{
   struct max11300 state *st = iio priv(iio dev);
   u16 read val se;
   int read_val_dif;
   u8 reg;
   int ret;
   reg = PORT_ADC_DATA_BASE_ADDRESS + chan->channel;
   switch (m) {
   case IIO CHAN INFO RAW:
          mutex_lock(&iio_dev->mlock);
           if (!chan->output && ((chan->address == PORT_MODE_7) || (chan->address
== PORT MODE 6))) {
                  ret = st->ops->reg_read(st, reg, &read_val_se);
                  if (ret)
                          goto unlock;
                  *val = (int) read_val_se;
          else if (!chan->output && (chan->address == PORT_MODE_8)) {
                  ret = st->ops->reg_read_differential(st, reg, &read_val_dif);
                  if (ret)
                          goto unlock;
                  *val = read_val_dif;
          else {
                  ret = -EINVAL;
                  goto unlock;
           }
          ret = IIO VAL INT;
          break;
   default:
          ret = -EINVAL;
   }
unlock:
   mutex_unlock(&iio_dev->mlock);
```

```
return ret;
}
/* Create kernel hooks to read/write IIO sysfs attributes from user space */
static const struct iio info max11300 info = {
   .read raw = max11300 read adc,
   .write raw = max11300 write dac,
};
/* DAC with positive voltage range */
static void max11300 setup port 5 mode(struct iio dev *iio dev,
                                       struct iio chan spec *chan, bool output,
                                       unsigned int id, unsigned long port_mode)
{
   chan->type = IIO VOLTAGE;
   chan->indexed = 1;
   chan->address = port mode;
   chan->output = output;
   chan->channel = id;
   chan->info mask separate = BIT(IIO CHAN INFO RAW);
   chan->scan type.sign = 'u';
   chan->scan type.realbits = 12;
   chan->scan type.storagebits = 16;
   chan->scan type.endianness = IIO BE;
   chan->extend_name = "mode_5_DAC";
}
/* DAC with positive voltage range */
static void max11300 setup port 6 mode(struct iio dev *iio dev,
                                       struct iio_chan_spec *chan, bool output,
                                       unsigned int id, unsigned long port_mode)
{
   chan->type = IIO VOLTAGE;
   chan->indexed = 1;
   chan->address = port mode;
   chan->output = output;
   chan->channel = id;
   chan->info mask separate = BIT(IIO CHAN INFO RAW);
   chan->scan type.sign = 'u';
   chan->scan type.realbits = 12;
   chan->scan type.storagebits = 16;
   chan->scan type.endianness = IIO BE;
   chan->extend_name = "mode_6_DAC_ADC";
}
/* ADC in SE mode with positive voltage range and straight binary */
static void max11300_setup_port_7_mode(struct iio_dev *iio_dev,
                                       struct iio_chan_spec *chan, bool output,
```

```
unsigned int id, unsigned long port mode)
{
   chan->type = IIO VOLTAGE;
   chan->indexed = 1;
   chan->address = port mode;
   chan->output = output;
   chan->channel = id:
   chan->info mask separate = BIT(IIO CHAN INFO RAW);
   chan->scan type.sign = 'u';
   chan->scan type.realbits = 12;
   chan->scan type.storagebits = 16;
   chan->scan type.endianness = IIO BE;
   chan->extend_name = "mode_7_ADC";
}
/* ADC in differential mode with 2's complement value */
static void max11300_setup_port_8_mode(struct iio_dev *iio_dev,
                                       struct iio chan spec *chan, bool output,
                                       unsigned id, unsigned id2,
                                       unsigned int port mode)
{
   chan->type = IIO VOLTAGE;
   chan->differential = 1.
   chan->address = port mode;
   chan->indexed = 1;
   chan->output = output;
   chan->channel = id;
   chan->channel2 = id2;
   chan->info mask separate = BIT(IIO CHAN INFO RAW);
   chan->scan_type.sign = 's';
   chan->scan_type.realbits = 12;
   chan->scan_type.storagebits = 16;
   chan->scan type.endianness = IIO BE;
   chan->extend name = "mode 8 ADC";
}
 * this function will allocate and configure the iio channels of the iio device.
* It will also read the DT properties of each port (channel) and will store them
* in the device global structure
static int max11300 alloc ports(struct max11300 state *st)
   unsigned int i, curr port = 0, num ports = st->num ports, port mode 6 count =
0, offset = 0;
   st->num_gpios = 0;
   /* recover the iio device from the global structure */
```

```
struct iio dev *iio dev = iio priv to dev(st);
/* pointer to the storage of the specs of all the iio channels */
struct iio chan spec *ports;
/* pointer to struct fwnode handle that allows a device description object */
struct fwnode handle *child;
u32 reg, tmp;
int ret;
 * walks for each MAX11300 child node from the DT, if there is an error
* then walks to the following one (continue)
device for each child node(st->dev, child) {
       ret = fwnode property read u32(child, "reg", &reg);
       if (ret || reg >= ARRAY SIZE(st->port modes))
              continue;
        * store the value of the DT "port,mode" property in the global struct
        * to know the mode of each port in other functions of the driver
        */
       ret = fwnode property read u32(child, "port-mode", &tmp);
       if (!ret)
              st->port modes[reg] = tmp;
       /* all the DT nodes should include the port-mode property */
       else {
              dev_info(st->dev, "port mode is not found\n");
              continue;
       }
        * you will store other DT properties depending
        * of the used "port, mode" property
        */
       switch (st->port modes[reg]) {
       case PORT MODE 7:
              ret = fwnode property read u32(child, "adc-range", &tmp);
              if (!ret)
                      st->adc range[reg] = tmp;
              else
                      dev info(st->dev, "Get default ADC range\n");
              ret = fwnode_property_read_u32(child, "AVR", &tmp);
              if (!ret)
```

```
st->adc reference[reg] = tmp;
       else
              dev info(st->dev,
                       "Get default internal ADC reference\n");
       ret = fwnode_property_read_u32(child, "adc-samples", &tmp);
       if (!ret)
              st->adc samples[reg] = tmp;
       else
              dev info(st->dev, "Get default internal ADC sampling\n");
       dev info(st->dev, "the channel %d is set in port mode %d\n",
               reg, st->port_modes[reg]);
       break:
case PORT MODE 8:
       ret = fwnode_property_read_u32(child, "adc-range", &tmp);
       if (!ret)
              st->adc_range[reg] = tmp;
       else
              dev info(st->dev, "Get default ADC range\n");
       ret = fwnode property read u32(child, "AVR", &tmp);
       if (!ret)
              st->adc reference[reg] = tmp;
       else
              dev_info(st->dev,
                       "Get default internal ADC reference\n");
       ret = fwnode property read u32(child, "adc-samples", &tmp);
       if (!ret)
              st->adc_samples[reg] = tmp;
       else
              dev info(st->dev, "Get default internal ADC sampling\n");
       ret = fwnode property read u32(child, "negative-input", &tmp);
       if (!ret)
              st->adc_negative_port[reg] = tmp;
       else {
              dev info(st->dev,
                       "Bad value for negative ADC channel\n");
              return -EINVAL;
       }
       dev info(st->dev, "the channel %d is set in port mode %d\n",
               reg, st->port modes[reg]);
       break;
case PORT MODE 9: case PORT MODE 10:
       ret = fwnode_property_read_u32(child, "adc-range", &tmp);
```

```
if (!ret)
              st->adc_range[reg] = tmp;
       else
              dev info(st->dev, "Get default ADC range\n");
       ret = fwnode property read u32(child, "AVR", &tmp);
              st->adc reference[reg] = tmp;
       else
              dev info(st->dev,
                       "Get default internal ADC reference\n");
       dev info(st->dev, "the channel %d is set in port mode %d\n",
               reg, st->port_modes[reg]);
       break:
case PORT MODE 5: case PORT MODE 6:
       ret = fwnode property read u32(child, "dac-range", &tmp);
       if (!ret)
       st->dac_range[reg] = tmp;
       else
              dev info(st->dev, "Get default DAC range\n");
        * A port in mode 6 will generate two IIO sysfs entries,
        * one for writing the DAC port, and another for reading
        * the ADC port
        */
       if ((st->port modes[reg]) == PORT MODE 6) {
              ret = fwnode property read u32(child, "AVR", &tmp);
              if (!ret)
                      st->adc_reference[reg] = tmp;
              else
                      dev_info(st->dev,
                              "Get default internal ADC reference\n");
              /*
               * get the number of ports set in mode_6 to allocate
               * space for the related iio channels
               */
              port mode 6 count++;
              dev_info(st->dev, "there are %d channels in mode_6\n",
                       port mode 6 count);
       }
       dev info(st->dev, "the channel %d is set in port mode %d\n",
               reg, st->port modes[reg]);
       break:
/* The port is configured as a GPI in the DT */
case PORT_MODE_1:
```

```
dev info(st->dev, "the channel %d is set in port mode %d\n",
               reg, st->port modes[reg]);
        * link the gpio offset with the port number,
        * starting with offset = 0
       st->gpio offset[offset] = reg;
       /*
        * store the port mode for each gpio offset,
        * starting with offset = 0
        */
       st->gpio_offset_mode[offset] = PORT_MODE_1;
       dev info(st->dev,
           "the gpio number %d is using the gpio offset number %d\n",
               st->gpio offset[offset], offset);
        * increment the gpio offset and number
        * of configured ports as GPIOs
       */
       offset++;
       st->num_gpios++;
       break;
/* The port is configured as a GPO in the DT */
case PORT MODE 3:
       dev info(st->dev, "the channel %d is set in port mode %d\n",
               reg, st->port_modes[reg]);
        * link the gpio offset with the port number,
        * starting with offset = 0
       st->gpio offset[offset] = reg;
        * store the port mode for each gpio offset,
        * starting with offset = 0
       */
       st->gpio offset mode[offset] = PORT MODE 3;
       dev info(st->dev,
            "the gpio number %d is using the gpio offset number %d\n",
               st->gpio_offset[offset], offset);
```

```
* increment the gpio offset and
               * number of configured ports as GPIOs
               */
              offset++;
              st->num_gpios++;
              break:
       case PORT MODE 0:
              dev info(st->dev,
                       "the channel %d is set in default port mode 0\n", reg);
              break;
       default:
              dev_info(st->dev, "bad port mode for channel %d\n", reg);
       }
}
/*
 * Allocate space for the storage of all the IIO channels specs.
* Returns a pointer to this storage
 */
ports = devm kcalloc(st->dev, num ports + port mode 6 count,
                     sizeof(*ports), GFP KERNEL);
if (!ports)
       return - ENOMEM;
 * i is the number of the channel, &ports[curr port] is a pointer variable that
* will store the "iio_chan_spec structure" address of each port
for (i = 0; i < num ports; i++) {
       switch (st->port_modes[i]) {
       case PORT MODE 5:
              dev_info(st->dev, "the port %d is configured as MODE 5\n", i);
              max11300_setup_port_5_mode(iio_dev, &ports[curr_port],
                                         true, i, PORT MODE 5); // true = out
              curr port++;
              break;
       case PORT MODE 6:
              dev_info(st->dev, "the port %d is configured as MODE 6\n", i);
              max11300 setup port 6 mode(iio dev, &ports[curr port],
                                         true, i, PORT MODE 6); // true = out
              curr port++;
              max11300 setup port 6 mode(iio dev, &ports[curr port],
                                         false, i, PORT MODE 6); // false = in
              curr_port++;
              break;
       case PORT_MODE_7:
```

```
dev_info(st->dev, "the port %d is configured as MODE 7\n", i);
                  max11300_setup_port_7_mode(iio_dev, &ports[curr_port],
                                            false, i, PORT MODE 7); // false = in
                  curr port++;
                  break;
          case PORT_MODE_8:
                  dev info(st->dev, "the port %d is configured as MODE 8\n", i);
                  max11300_setup_port_8_mode(iio_dev, &ports[curr_port],
                                            false, i, st->adc negative port[i],
                                            PORT MODE 8); // false = in
                  curr port++;
                  break;
          case PORT_MODE_0:
                  dev_info(st->dev,
                          "the channel is set in default port mode 0\n");
                  break;
          case PORT MODE 1:
                  dev_info(st->dev, "the channel %d is set in port mode_1\n", i);
                  break;
          case PORT MODE 3:
                  dev info(st->dev, "the channel %d is set in port mode 3\n", i);
                  break;
          default:
                  dev info(st->dev, "bad port mode for channel %d\n", i);
          }
   }
   iio dev->num channels = curr port;
   iio dev->channels = ports;
   return 0;
}
int max11300_probe(struct device *dev, const char *name,
            const struct max11300 rw ops *ops)
{
   /* create an iio device */
   struct iio dev *iio dev;
   /* create the global structure that will store the info of the device */
   struct max11300_state *st;
   u16 write val;
   u16 read val;
   u8 reg;
   int ret;
```

```
write val = 0;
dev info(dev, "max11300 probe() function is called\n");
/* allocates memory fot the IIO device */
iio dev = devm iio device alloc(dev, sizeof(*st));
if (!iio dev)
       return - ENOMEM:
/* link the global data structure with the iio device */
st = iio priv(iio dev);
/* store in the global structure the spi device */
st->dev = dev;
 * store in the global structure the pointer to the
* MAX11300 SPI read and write functions
st->ops = ops;
/* setup the number of ports of the MAX11300 device */
st->num ports = 20;
/* link the spi device with the iio device */
dev set drvdata(dev, iio dev);
iio dev->dev.parent = dev;
iio_dev->name = name;
* store the address of the iio info structure,
* which contains pointer variables
* to IIO write/read callbacks
*/
iio dev->info = &max11300 info;
iio dev->modes = INDIO DIRECT MODE;
/* reset the MAX11300 device */
reg = DCR ADDRESS;
dev_info(st->dev, "the value of DCR_ADDRESS is %x\n", reg);
write_val = RESET;
dev info(st->dev, "the value of reset is %x\n", write val);
ret = ops->reg write(st, reg, write val);
if (ret != 0)
       goto error;
```

```
/* return MAX11300 Device ID */
   reg = 0x00;
   ret = ops->reg read(st, reg, &read val);
   if (ret != 0)
          goto error;
   dev_info(st->dev, "the value of device ID is %x\n", read_val);
   /* Configure DACREF and ADCCTL */
   reg = DCR ADDRESS;
   write val = (DCR ADCCTL CONTINUOUS SWEEP | DCR DACREF);
   dev info(st->dev, "the value of DACREF CONT SWEEP is %x\n", write val);
   ret = ops->reg write(st, reg, write val);
   udelay(200);
   if (ret)
          goto error;
   dev info(dev, "the setup of the device is done\n");
   /* Configure the IIO channels of the device */
   ret = max11300 alloc ports(st);
   if (ret)
          goto error;
   ret = max11300 set port modes(st);
   if (ret)
          goto error reset device;
   ret = iio device register(iio dev);
   if (ret)
          goto error;
   ret = max11300_gpio_init(st);
   if (ret)
          goto error dev unregister;
   return 0;
error dev unregister:
   iio_device_unregister(iio_dev);
error reset device:
   /* reset the device */
   reg = DCR ADDRESS;
   write val = RESET;
   ret = ops->reg_write(st, reg, write_val);
   if (ret != 0)
          return ret;
```

error:

```
return ret;
}
EXPORT_SYMBOL_GPL(max11300_probe);
int max11300_remove(struct device *dev)
{
    struct iio_dev *iio_dev = dev_get_drvdata(dev);
    iio_device_unregister(iio_dev);
    return 0;
}
EXPORT_SYMBOL_GPL(max11300_remove);

MODULE_AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
MODULE_DESCRIPTION("Maxim max11300 multi-port converters");
MODULE_LICENSE("GPL v2");
```

#### LAB 11.5 driver demonstration

libgpiod provides a C library and simple tools for interacting with the linux GPIO character devices. The GPIO sysfs interface is deprecated from Linux 4.8 for these libgpiod tools. The C library encapsulates the ioctl() calls and data structures using a straightforward API. For more information see: https://git.kernel.org/pub/scm/libs/libgpiod/libgpiod.git/about/

Connect you Raspberry Pi 3 to Internet and download libgpiod library and tools:

```
root@raspberrypi:/home# sudo apt-get install gpiod libgpiod-dev libgpiod-doc
```

The tools provided with libgpiod allow accessing the GPIO driver from the command line. There are six commands in libgpiod tools:

- **gpiodetect**: list all gpiochips present on the system, their names, labels, and number of GPIO lines. In the lab, the MAX11300 gpio chip will appear with the name of gpiochip10.
- **gpioinfo:** list all lines of specified gpiochips, their names, consumers, direction, active state, and additional flags.
- **gpioget:** read values of specified GPIO lines. This tool will call to the gpiochip.direction\_input and gpiochip.get callback functions declared in the struct gpio\_chip of the driver.
- **gpioset:** set values of specified GPIO lines, potentially keep the lines exported and wait until timeout, user input or signal. This tool will call to the gpiochip.direction\_output callback function declared in the struct gpio\_chip of the driver.
- **gpiofind:** find the gpiochip name and line offset given the line name.

• **gpiomon:** wait for events on GPIO lines, specify which events to watch, how many events to process before exiting or if the events should be reported to the console.

Download the linux\_5.4\_rpi3\_drivers.zip file from the github of the book and unzip it in the home folder of your Linux host:

```
PC:~$ cd ~/linux 5.4 rpi3 drivers/linux 5.4 max11300 driver/
```

Compile and deploy the drivers to the Raspberry Pi 3 Model B board:

```
~/linux_5.4_rpi3_drivers/linux_5.4_max11300_driver$ make
~/linux_5.4_rpi3_drivers/linux_5.4_max11300_driver$ make deploy
```

Follow the next instructions to test the driver:

```
/* load the module */
root@raspberrypi:/home# insmod max11300-base.ko
   49.513538] max11300 base: loading out-of-tree module taints kernel.
root@raspberrypi:/home# insmod max11300.ko
    52.983020] max11300 spi0.0: max11300 probe() function is called
    52.989221] max11300 spi0.0: the value of DCR ADDRESS is 10
    52.994896] max11300 spi0.0: the value of reset is 8000
   53.000313] max11300 spi0.0: read SE channel
   53.004977] max11300 spi0.0: the value of device ID is 424
    53.010607] max11300 spi0.0: the value of DACREF CONT SWEEP is 43
    53.017255] max11300 spi0.0: the setup of the device is done
    53.023122] max11300 spi0.0: the channel 0 is set in port mode 7
    53.029286] max11300 spi0.0: the channel 1 is set in port mode 7
    53.035409] max11300 spi0.0: the channel 2 is set in port mode 5
    53.041572] max11300 spi0.0: the channel 3 is set in port mode 5
    53.047735] max11300 spi0.0: the channel 4 is set in port mode 8
   53.053858] max11300 spi0.0: the channel 5 is set in port mode 9
    53.060011] max11300 spi0.0: there are 1 channels in mode 6
    53.065680] max11300 spi0.0: the channel 6 is set in port mode 6
    53.071829] max11300 spi0.0: the channel 7 is set in port mode 1
    53.077972] max11300 spi0.0: the gpio number 7 is using the gpio offset number
   53.085503] max11300 spi0.0: the channel 8 is set in port mode 3
    53.091644] max11300 spi0.0: the gpio number 8 is using the gpio offset number
   53.099205] max11300 spi0.0: the channel 9 is set in default port mode 0
    53.106030] max11300 spi0.0: the channel 10 is set in default port mode 0
    53.112975] max11300 spi0.0: the channel 11 is set in default port mode_0
    53.119919] max11300 spi0.0: the channel 12 is set in default port mode 0
   53.126832] max11300 spi0.0: the channel 13 is set in default port mode 0
   53.133777] max11300 spi0.0: the channel 14 is set in default port mode 0
   53.140721] max11300 spi0.0: the channel 15 is set in default port mode 0
   53.147666] max11300 spi0.0: the channel 16 is set in default port mode 0
    53.154583] max11300 spi0.0: the channel 17 is set in default port mode 0
```

```
53.161529] max11300 spi0.0: the channel 18 is set in port mode 1
53.167762] max11300 spi0.0: the gpio number 18 is using the gpio offset number
2
[
    53.175385] max11300 spi0.0: the channel 19 is set in port mode 3
    53.181617] max11300 spi0.0: the gpio number 19 is using the gpio offset number
    53.189305] max11300 spi0.0: the port 0 is configured as MODE 7
    53.195330] max11300 spi0.0: the port 1 is configured as MODE 7
    53.201367] max11300 spi0.0: the port 2 is configured as MODE 5
    53.207389] max11300 spi0.0: the port 3 is configured as MODE 5
    53.213394] max11300 spi0.0: the port 4 is configured as MODE 8
    53.219415] max11300 spi0.0: bad port mode for channel 5
    53.224804] max11300 spi0.0: the port 6 is configured as MODE 6
    53.230823] max11300 spi0.0: the channel 7 is set in port mode_1
    53.236917] max11300 spi0.0: the channel 8 is set in port mode 3
    53.243024] max11300 spi0.0: the channel is set in default port mode 0
    53.249660] max11300 spi0.0: the channel is set in default port mode_0
    53.256284] max11300 spi0.0: the channel is set in default port mode_0
    53.262919] max11300 spi0.0: the channel is set in default port mode_0
    53.269555] max11300 spi0.0: the channel is set in default port mode 0
    53.276177] max11300 spi0.0: the channel is set in default port mode_0
    53.282813] max11300 spi0.0: the channel is set in default port mode_0
    53.289449] max11300 spi0.0: the channel is set in default port mode_0
    53.296071] max11300 spi0.0: the channel is set in default port mode 0
    53.302707] max11300 spi0.0: the channel 18 is set in port mode_1
    53.308901] max11300 spi0.0: the channel 19 is set in port mode_3
    53.315085] max11300 spi0.0: the value of adc cfg addr for channel 0 in port
mode 7 is 20
    53.323408] max11300 spi0.0: the channel 0 is set in port mode 7
    53.329521] max11300 spi0.0: the value of adc cfg val for channel 0 in port
mode 7 is 7100
    53.338958] max11300 spi0.0: the value of adc cfg addr for channel 1 in port
mode 7 is 21
    53.347259] max11300 spi0.0: the channel 1 is set in port mode 7
    53.353373] max11300 spi0.0: the value of adc cfg val for channel 1 in port
mode 7 is 71e0
    53.362803] max11300 spi0.0: the value of adc cfg addr for channel 2 in port
mode 5 is 22
    53.371116] max11300 spi0.0: the channel 2 is set in port mode 5
    53.377210] max11300 spi0.0: the value of adc cfg val for channel 2 in port
mode 5 is 5100
    53.386634] max11300 spi0.0: the value of adc cfg addr for channel 3 in port
mode 5 is 23
    53.394949] max11300 spi0.0: the channel 3 is set in port mode 5
    53.401056] max11300 spi0.0: the value of adc cfg val for channel 3 in port
mode 5 is 5100
    53.410478] max11300 spi0.0: the value of adc cfg addr for channel 4 in port
mode 8 is 24
```

```
53.418791] max11300 spi0.0: the channel 4 is set in port mode 8
    53.424886] max11300 spi0.0: the value of adc cfg val for channel 4 in port
mode 8 is 8105
   53.434309] max11300 spi0.0: the value of adc cfg addr for channel 5 in port
mode 9 is 25
    53.442621] max11300 spi0.0: the channel 5 is set in port mode 9
    53.448728] max11300 spi0.0: the value of adc cfg val for channel 5 in port
mode 9 is 9100
    53.458140] max11300 spi0.0: the value of adc cfg addr for channel 6 in port
mode 6 is 26
    53.466438] max11300 spi0.0: the channel 6 is set in port mode 6
    53.472543] max11300 spi0.0: the value of adc cfg val for channel 6 in port
mode 6 is 6100
    53.481969] max11300 spi0.0: the port 7 is set in port mode_1
    53.487818] max11300 spi0.0: the port 8 is set in port mode 3
    53.493647] max11300 spi0.0: the port 9 is set in default port mode 0
    53.500195] max11300 spi0.0: the port 10 is set in default port mode 0
    53.506819] max11300 spi0.0: the port 11 is set in default port mode 0
    53.513454] max11300 spi0.0: the port 12 is set in default port mode 0
    53.520090] max11300 spi0.0: the port 13 is set in default port mode 0
    53.526712] max11300 spi0.0: the port 14 is set in default port mode 0
    53.533347] max11300 spi0.0: the port 15 is set in default port mode 0
    53.539983] max11300 spi0.0: the port 16 is set in default port mode_0
    53.546605] max11300 spi0.0: the port 17 is set in default port mode 0
    53.553241] max11300 spi0.0: the port 18 is set in port mode 1
    53.559171] max11300 spi0.0: the port 19 is set in port mode 3
root@raspberrypi:/home#
root@raspberrypi:/home# cd /sys/bus/iio/devices/iio:device0
/* check the IIO sysfs entries under the IIO MAX11300 device */
root@raspberrypi:/sys/bus/iio/devices/iio:device0# ls
dev
                                                                      power
in_voltage0_mode_7_ADC_raw
                                     of node
                                                                      subsystem
in_voltage1_mode_7_ADC_raw
                                     out_voltage2_mode_5_DAC_raw
                                                                      uevent
in voltage4-voltage5 mode 8 ADC raw out voltage3 mode 5 DAC raw
in voltage6 mode 6 DAC ADC raw
                                    out voltage6 mode 6 DAC ADC raw
Connect port2 (DAC) to port0 (ADC)
/* write to the port2 (DAC) */
root@raspberrypi:/sys/bus/iio/devices/iio:device0# echo 500 >
out voltage2 mode 5 DAC raw
[ 262.167664] max11300 spi0.0: the DAC data register is 62
[ 262.173083] max11300 spi0.0: the value in the DAC data register is 1f4
/* read the port0 (ADC) */
root@raspberrypi:/sys/bus/iio/devices/iio:device0# cat in_voltage0_mode_7_ADC_raw
[ 272.073718] max11300 spi0.0: read SE channel
```

```
connect port2 (DAC) to port4 (ADC differential positive) & port3 (DAC) to port 5
(ADC differential negative)
/* set 5V output in the port2 (DAC) */
root@raspberrypi:/sys/bus/iio/devices/iio:device0# echo 2047 >
out voltage2 mode 5 DAC raw
[ 402.617682] max11300 spi0.0: the DAC data register is 62
[ 402.623100] max11300 spi0.0: the value in the DAC data register is 7ff
/* set 2.5V in the port3 (DAC) */
root@raspberrypi:/sys/bus/iio/devices/iio:device0# echo 1024 >
out voltage2 mode 5 DAC raw
[ 426.497655] max11300 spi0.0: the DAC data register is 62
[ 426.503071] max11300 spi0.0: the value in the DAC data register is 400
/* read differential input (port4 port5): 2.5V */
root@raspberrypi:/sys/bus/iio/devices/iio:device0# cat in voltage4-
voltage5 mode 8 ADC raw
[ 455.593738] max11300 spi0.0: read differential channel
512
/* set DAC and read ADC in port mode 6 */
root@raspberrypi:/sys/bus/iio/devices/iio:device0# echo 1024 >
out voltage6 mode 6 DAC ADC raw
   535.557710] max11300 spi0.0: the DAC data register is 66
  535.563129] max11300 spi0.0: the value in the DAC data register is 400
root@raspberrypi:/sys/bus/iio/devices/iio:device0# cat
in voltage6 mode 6 DAC ADC raw
[ 545.983702] max11300 spi0.0: read SE channel
1022
/* check the gpio chip controllers */
root@raspberrypi:/home# ls -l /dev/gpiochip*
crw-rw---- 1 root gpio 254, 0 dic 5 12:52 /dev/gpiochip0
crw-rw---- 1 root gpio 254, 1 dic 5 12:52 /dev/gpiochip1
crw-rw---- 1 root gpio 254, 2 dic 5 12:52 /dev/gpiochip2
crw-rw---- 1 root gpio 254, 3 dic 5 12:53 /dev/gpiochip3
/* Print information of all the lines of the gpiochip3 */
root@raspberrypi:/home# gpioinfo gpiochip3
gpiochip3 - 4 lines:
                                             input active-high
        line 0:
                      unnamed
                                     unused
        line
              1:
                      unnamed
                                     unused
                                             input active-high
        line
              2:
                      unnamed
                                             input active-high
                                     unused
        line
              3:
                      unnamed
                                     unused
                                             input active-high
connect port19 (GPO) to port 18 (GPI)
/* Set port19 (GPO) to high */
```

```
root@raspberrypi:/home# gpioset gpiochip3 3=1
[ 1300.382362] max11300 spi0.0: The GPIO is set as an output
[ 1300.390173] max11300 spi0.0: The GPIO ouput is set
[ 1300.395099] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
/* Read port 18 (GPI) */
root@raspberrypi:/home# gpioget gpiochip3 2
[ 1351.003501] max11300 spi0.0: The GPIO is set as an input
[ 1351.010218] max11300 spi0.0: The GPIO input is get
[ 1351.015100] max11300 spi0.0: read SE channel
/* Set port19 (GPO) to low */
root@raspberrypi:/home# gpioset gpiochip3 3=0
[ 1371.353884] max11300 spi0.0: The GPIO is set as an output
[ 1371.361644] max11300 spi0.0: The GPIO ouput is set
[ 1371.366573] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
/* Read port 18 (GPI) */
root@raspberrypi:/home# gpioget gpiochip3 2
[ 1375.553853] max11300 spi0.0: The GPIO is set as an input
[ 1375.560577] max11300 spi0.0: The GPIO input is get
[ 1375.565458] max11300 spi0.0: read SE channel
connect port19 (GPO) to port 7 (GPI)
/* Set port19 (GPO) to high */
root@raspberrypi:/home# gpioset gpiochip3 3=1
[ 1466.426732] max11300 spi0.0: The GPIO is set as an output
[ 1466.434538] max11300 spi0.0: The GPIO ouput is set
[ 1466.439463] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
/* Read port7 (GPI) */
root@raspberrypi:/home# gpioget gpiochip3 0
[ 1487.107109] max11300 spi0.0: The GPIO is set as an input
[ 1487.113730] max11300 spi0.0: The GPIO input is get
[ 1487.118612] max11300 spi0.0: read SE channel
1
/* Set port19 (GPO) to low */
root@raspberrypi:/home# gpioset gpiochip3 3=0
[ 1511.977771] max11300 spi0.0: The GPIO is set as an output
[ 1511.985530] max11300 spi0.0: The GPIO ouput is set
[ 1511.990454] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
/* Read port7 (GPI) */
```

```
root@raspberrypi:/home# gpioget gpiochip3 0
[ 1516.137865] max11300 spi0.0: The GPIO is set as an input
[ 1516.144490] max11300 spi0.0: The GPIO input is get
[ 1516.149372] max11300 spi0.0: read SE channel
connect port8 (GPO) to port 7 (GPI)
/* Set port8 (GPO) to high */
root@raspberrypi:/home# gpioset gpiochip3 1=1
   91.824390] max11300 spi0.0: The GPIO is set as an output
   91.832066] max11300 spi0.0: The GPIO ouput is set
   91.836948] max11300 spi0.0: The GPIO ouput is set high and port number is 8.
Pin is < 0x0F
/* Read port7 (GPI) */
root@raspberrypi:/home# gpioget gpiochip3 0
[ 106.667646] max11300 spi0.0: The GPIO is set as an input
[ 106.674198] max11300 spi0.0: The GPIO input is get
  106.679131] max11300 spi0.0: read SE channel
/* Set port8 (GPO) to low */
root@raspberrypi:/home# gpioset gpiochip3 1=0
[ 127.445175] max11300 spi0.0: The GPIO is set as an output
[ 127.452866] max11300 spi0.0: The GPIO ouput is set
[ 127.457816] max11300 spi0.0: The GPIO ouput is set low and port number is 8.
Pin is < 0x0F
/* Read port7 (GPI) */
root@raspberrypi:/home# gpioget gpiochip3 0
  130.235012] max11300 spi0.0: The GPIO is set as an input
[ 130.241708] max11300 spi0.0: The GPIO input is get
  130.246590] max11300 spi0.0: read SE channel
/* check the new direction of the gpio lines */
root@Raspberry Pi 3 Model B :~# gpioinfo gpiochip3
gpiochip3 - 4 lines:
        line 0:
                                    unused input active-high
                      unnamed
                                unused output active-high unused input active-high
        line
              1:
                      unnamed
        line 2:
                      unnamed
        line 3:
                                    unused output active-high
                      unnamed
/* remove the module */
root@raspberrypi:/home# rmmod max11300.ko
root@raspberrypi:/home# rmmod max11300-base.ko
```

In this section, you have seen how to control GPIOs using the tools provided with libgpiod. In the next section, you will see how to write applications to control GPIOs by using two different

methods. The first method will control the GPIO using a device node and the second method will control the GPIO using the functions of the libgpiod library.

## GPIO control through character device

Chapter 5 of this book explains how to write GPIO user drivers that control GPIOs using the new GPIO descriptor interface included in the GPIOlib framework. This descriptor interface identifies each GPIO through a struct gpio\_desc structure.

GPIOlib is a framework that provides an internal Linux kernel API for managing and configuring GPIOs acting as a bridge between the Linux GPIO controller drivers and the Linux GPIO user drivers. Writing Linux drivers for devices using GPIOs is a good practice but you can prefer to control the GPIOs from user space. GPIOlib also provides access to APIs in the user space that will control the GPIOs through ioctl calls on char device files /dev/gpiochipX, where X is the number of the GPIO bank.

Until the launching of Linux kernel 4.8, the GPIOs were accessed via sysfs (/sys/class/gpio) method, but after this release, there are new interfaces, based on a char device. The syfs interface is deprecated, and is highly recommend to use the new interface. These are some of the advanteages of using the new character device user API:

- One device file for each gpiochip: /dev/gpiochip0, /dev/gpiochip1, /dev/gpiochipX...
- Similar to other kernel interfaces: ioctl() + poll() + read() + close()
- Possible to set/read multiple GPIOs at once.
- Possible to find GPIO lines by name.

The following application toggles ten times the port19 of the PIXI™ CLICK board. The port19 GPIO can be connected to the red LED of the Color click eval board (https://www.mikroe.com/color-click), to see the red LED blinking.

Send the application to the Raspberry Pi 3 Model B board and compile on it:

```
~/linux_5.4_rpi3_drivers/linux_5.4_max11300_driver/application_code$ scp
gpio_device_app.c root@10.0.0.10:/home/
root@raspberrypi:/home# gcc -o gpio_device_app gpio_device_app.c
```

Finally, execute the application on the target. You can see the red LED flashing!

```
root@raspberrypi:/home# ./gpio_device_app
[ 387.963017] max11300 spi0.0: The GPIO is set as an output
[ 387.970755] max11300 spi0.0: The GPIO ouput is set
```

```
[ 387.975638] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
[ 387.985031] max11300 spi0.0: The GPIO ouput is set
[ 387.989977] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
  388.998930] max11300 spi0.0: The GPIO ouput is set
  389.003817] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
[ 390.012625] max11300 spi0.0: The GPIO ouput is set
  390.017547] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
  391.026219] max11300 spi0.0: The GPIO ouput is set
  391.031142] max11300 spi0.0: The GPIO ouput is set high and port_number is 19.
Pin is > 0x0F
  392.039912] max11300 spi0.0: The GPIO ouput is set
[ 392.044797] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
[ 393.053507] max11300 spi0.0: The GPIO ouput is set
  393.058435] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
  394.067208] max11300 spi0.0: The GPIO ouput is set
  394.072145] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
[ 395.080982] max11300 spi0.0: The GPIO ouput is set
  395.085867] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
  396.094677] max11300 spi0.0: The GPIO ouput is set
  396.099601] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
[ 397.108285] max11300 spi0.0: The GPIO ouput is set
[ 397.113168] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
```

## Listing 11-10: gpio\_device\_app.c

```
#include <errno.h>
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <fcntl.h>
#include <string.h>
#include <linux/gpio.h>
#include <sys/ioctl.h>

/* configure port19 as an output and flash an LED */
#define DEVICE_GPIO "/dev/gpiochip3"
```

```
int main(int argc, char *argv[])
    int fd;
    int ret;
    int flash = 10;
    struct gpiohandle data data;
    struct gpiohandle request req;
    /* open gpio device */
   fd = open(DEVICE GPIO, 3);
   if (fd < 0) {
       fprintf(stderr, "Failed to open %s\n", DEVICE_GPIO);
       return -1;
   }
    /* request GPIO line 3 as an output (red LED) */
    req.lineoffsets[0] = 3;
    req.lines = 1;
    req.flags = GPIOHANDLE REQUEST OUTPUT;
    strcpy(req.consumer_label, "led_gpio_port19");
   ret = ioctl(fd, GPIO GET LINEHANDLE IOCTL, &req);
    if (ret < 0) {
       printf("ERROR get line handle IOCTL (%d)\n", ret);
       if (close(fd) == -1)
          perror("Failed to close GPIO char device");
       return ret;
   }
    /* start the led_red with off state */
   data.values[0] = 1;
   for (int i=0; i < flash; i++) {
       /* toggle LED */
       data.values[0] = !data.values[0];
       ret = ioctl(req.fd, GPIOHANDLE SET LINE VALUES IOCTL, &data);
       if (ret < 0) {
          fprintf(stderr, "Failed to issue %s (%d)\n",
"GPIOHANDLE_SET_LINE_VALUES_IOCTL", ret);
          if (close(req.fd) == -1)
                  perror("Failed to close GPIO line");
          if (close(fd) == -1)
                  perror("Failed to close GPIO char device");
          return ret;
        sleep(1);
```

## GPIO control through gpiolibd library

In this section, you will see how to control GPIOs using the functions of the libgpiod library.

The following <code>libgpiod\_app</code> application has the same behaviour than the <code>gpio\_device\_app</code> one, toggling ten times the port19 connected to the red LED of the Color click eval board, but this time you will use the <code>libgpiod</code> library instead of the "gpio char device" method to control the red LED.

Send the application to the Raspberry Pi 3 Model B board:

```
~/linux_5.4_rpi3_drivers/linux_5.4_max11300_driver/application_code$ scp
libgpiod_max11300_app.c root@10.0.0.10:/home/
Compile the application in the Raspberry Pi 3 Model B board:
    root@raspberrypi:/home# gcc -o libgpiod_max11300_app -lgpiod
libgpiod_max11300_app.c
```

Finally, execute the compiled application on the target. You can see the red LED flashing!

```
root@raspberrypi:/home# ./libgpiod_max11300_app
[ 897.034026] max11300 spi0.0: The GPIO is set as an output
[ 897.041828] max11300 spi0.0: The GPIO ouput is set
[ 897.046711] max11300 spi0.0: The GPIO ouput is set high and port_number is 19.
Pin is > 0x0F
[ 897.060675] max11300 spi0.0: The GPIO ouput is set
[ 897.065562] max11300 spi0.0: The GPIO ouput is set low and port_number is 19.
Pin is > 0x0F
[ 898.077778] max11300 spi0.0: The GPIO ouput is set
[ 898.082668] max11300 spi0.0: The GPIO ouput is set high and port_number is 19.
Pin is > 0x0F
[ 899.094982] max11300 spi0.0: The GPIO ouput is set high and port_number is 19.
Pin is > 0x0F
[ 899.099920] max11300 spi0.0: The GPIO ouput is set
[ 899.099920] max11300 spi0.0: The GPIO ouput is set low and port_number is 19.
Pin is > 0x0F
```

```
[ 900.112112] max11300 spi0.0: The GPIO ouput is set
[ 900.117002] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
[ 901.129335] max11300 spi0.0: The GPIO ouput is set
[ 901.134223] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
[ 902.146373] max11300 spi0.0: The GPIO ouput is set
[ 902.151310] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
 903.160406] max11300 spi0.0: The GPIO ouput is set
[ 903.165292] max11300 spi0.0: The GPIO ouput is set low and port_number is 19.
Pin is > 0x0F
[ 904.174362] max11300 spi0.0: The GPIO ouput is set
[ 904.179291] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
[ 905.191664] max11300 spi0.0: The GPIO ouput is set
[ 905.196553] max11300 spi0.0: The GPIO ouput is set low and port number is 19.
Pin is > 0x0F
[ 906.210534] max11300 spi0.0: The GPIO ouput is set
[ 906.215423] max11300 spi0.0: The GPIO ouput is set high and port number is 19.
Pin is > 0x0F
```

## Listing 11-11: libgpiod\_max11300\_app.c

```
#include <errno.h>
#include <stdio.h>
#include <unistd.h>
#include <gpiod.h>
int main(int argc, char *argv[])
   struct gpiod_chip *output_chip;
   struct gpiod_line *output line;
   int line_value = 1;
   int flash = 10;
   int ret:
   /* open /dev/gpiochip3 */
   output chip = gpiod chip open by number(3);
   if (!output chip)
          return -1;
   /* get line 3 (port19) of the gpiochip3 device */
   output line = gpiod chip get line(output chip, 3);
   if(!output line) {
          gpiod chip close(output chip);
          return -1;
   }
```

```
/* config port19 (GPO) as output and set ouput to high level */
   if (gpiod line request output(output line, "Port19 GPO",
                           GPIOD LINE ACTIVE STATE HIGH) == -1) {
          gpiod_line_release(output_line);
          gpiod_chip_close(output_chip);
          return -1;
   }
   /* toggle 10 times the port19 (GPO) of the max11300 device */
   for (int i=0; i < flash; i++) {
          line value = !line value;
          ret = gpiod_line_set_value(output_line, line_value);
          if (ret == -1) {
                 ret = -errno;
                 gpiod line release(output line);
                 gpiod_chip_close(output_chip);
                 return ret;
          sleep(1);
   }
   gpiod line release(output line);
   gpiod chip close(output chip);
   return 0;
}
```

**Note**: The source code of the applications developed during this lab is included in the linux\_5.4\_rpi3\_drivers.zip file inside the linux\_5.4\_max11300\_driver folder under application\_code folder, and can be downloaded from the GitHub repository at https://github.com/ALIBERA/linux\_book\_2nd\_edition

### LAB 7.4: "GPIO expander device" module

This new LAB 7.4 has been added to the labs of Chapter 7 to reinforce the concepts of creating **NESTED THREADED GPIO irqchips** drivers, which were explained during the chapter seven of this book, and apply in a practical way how to create a gpio controller with interrupt capabilities. You will also develop an user application that request GPIO interrupts from user space using the GPIOlib APIs.

A new low cost evaluation board based on the CY8C9520A device will be used, thus expanding the number of evaluation boards that can be adquired to practice with the theory explained in Chapter 7.

This new kernel module will control the Cypress CY8C9520A device. The CY8C9520A is a multiport IO expander with on board user available EEPROM and several PWM outputs. The IO expander's data pins can be independently assigned as inputs, outputs, quasi-bidirectional input/outputs or PWM ouputs. The individual data pins can be configured as open drain or collector, strong drive (10 mA source, 25 mA sink), resistively pulled up or down, or high impedance. The factory default configuration is pulled up internally. You can check all the info related to this device at https://www.cypress.com/products/cy8c95xx

The hardware platforms used in this lab are the Raspberry Pi 3 Model B board and the EXPAND 6 Click from MIKROE. The documentation of these boards can be found at https://www.raspberrypi.org/products/raspberry-pi-3-model-b/?resellerType=home and https://www.mikroe.com/expand-6-click

Not all the CY8C9520A features are included in this driver. The driver will configure the CY8C9520A port pins as input and outputs and will handle GPIO interrupts.

### LAB 7.4 hardware description

In this lab, you will use the I2C pins of the Raspberry Pi 3 Model B 40-pin GPIO header, which is found on all current Raspberry Pi boards, to connect to the EXPAND 6 Click mikroBUS™ socket. See below the Raspberry Pi 3 Model B connector:



And the EXPAND 6 Click mikroBUS<sup>TM</sup> socket:

Notes	Pin	mikro BUS				Pin	Notes
	NC	1	AN	PWM	16	NC	
Reset	RST	2	RST	INT	15	INT	Interrupt
	NC	3	CS	RX	14	NC	
	NC	4	SCK	TX	13	NC	
	NC	5	MISO	SCL	12	SCL	I2C Clock
	NC	6	MOSI	SDA	11	SDA	I2C Data
Power Supply	3.3V	7	3.3V	5V	10	5V	Power Supply
Ground	GND	8	GND	GND	9	GND	Ground

Connect the Raspberry Pi 3 Model B I2C pins to the CY8C9520A I2C ones obtained from the EXPAND 6 Click mikroBUS™ socket:

- Connect Raspberry Pi 3 Model B SCL to CY8C9520A SCL (Pin 12 of Mikrobus)
- Connect Raspberry Pi 3 Model B **SDA** to CY8C9520A **SDA** (Pin 11 of Mikrobus)
- Connect Raspberry Pi 3 Model B GPIO 23 to CY8C9520A INT (Pin 15 of Mikrobus)

Also connect the next power pins between the two boards:

- Connect Raspberry Pi 3 Model B 3.3V to CY8C9520A 3.3V (Pin 7 of Mikrobus)
- Connect Raspberry Pi 3 Model B GND to CY8C9520A GND (Pin 8 of Mikrobus)

The hardware setup between the two boards is already done!!

#### LAB 7.4 device tree description

Open the bcm2710-rpi-3-b.dts DT file and find the i2c1 controller master node. Inside the i2c1 node, you can see the pinctrl-0 property which configure the pins in I2C mode. The i2c1\_pins are already defined in the bcm2710-rpi-3-b.dts file inside the gpio node property.

The i2c1 controller is enabled by writing "okay" to the status property. You will set to 100Khz the clock-frequency property. EXPAND 6 Click communicates with MPU using an I2C bus interface with a maximum frequency of 100kHz.

Now, you will add to the i2c1 controller node the cy8c9520a node. There must be a DT device node's compatible property identical to the compatible string stored in one of the driver's of\_device\_id structures. The reg property includes the I2C address of the device.

The interrupt-controller property is an empty property, which declares a node as a device that receives interrupt signals. The interrupt-cells property is a property of the interrupt controller, and defines how many cells are needed to specify a single interrupt in an interrupt client node. In our device node the interrupt-cells property is set to two, the first cell defines the index of the interrupt within the controller, while the second cell is used to specify the trigger and level flags of the interrupt.

Every GPIO controller node must contain both an empty gpio-controller property, and a gpio-cells integer property, which indicates the number of cells in a gpio-specifier for a gpio client device.

The interrupt-parent is a property containing a phandle to the interrupt controller that it is attached to. Nodes that do not have an interrupt-parent property can also inherit the property from their parent node. The CY8C9520A Interrupt pin (INT) is connected to the GPIO 23 pin of

the Raspberry Pi 3 Model B processor, so the interrupt parent of our device is the gpio peripheral of the Raspberry Pi 3 Model B processor.

The interrupts property is a property containing a list of interrupt specifiers, one for each interrupt output signal on the device. In our driver there is one output interrupt, so only one interrupt specifier containing the interrupted line number of the GPIO peripheral is needed.

See below in bold the device-tree configuration of our cy8c9520a device:

```
pinctrl-names = "default";
pinctrl-0 = <&i2c1 pins>;
clock-frequency = <100000>;
status = "okay";
ltc2607@72 {
        compatible = "arrow,ltc2607";
        reg = \langle 0x72 \rangle;
};
ltc2607@73 {
        compatible = "arrow,ltc2607";
        reg = \langle 0x73 \rangle;
};
ioexp@38 {
         compatible = "arrow,ioexp";
         reg = \langle 0x38 \rangle;
};
ioexp@39 {
         compatible = "arrow,ioexp";
         reg = \langle 0x39 \rangle;
};
ltc3206: ltc3206@1b {
        compatible = "arrow,ltc3206";
        reg = \langle 0x1b \rangle;
        pinctrl-0 = <&cs_pins>;
        gpios = <&gpio 23 GPIO ACTIVE LOW>;
        led1r {
                 label = "red";
        };
        led1b {
                 label = "blue";
        };
```

```
led1g {
                    label = "green";
            };
            ledmain {
                    label = "main";
            };
            ledsub {
                    label = "sub";
            };
   };
   adx1345@1d {
            compatible = "arrow,adx1345";
            reg = \langle 0x1d \rangle;
   };
   cy8c9520a: cy8c9520a@20 {
           compatible = "cy8c9520a";
            reg = \langle 0x20 \rangle;
            interrupt-controller;
            #interrupt-cells = <2>;
            gpio-controller;
            #gpio-cells = <2>;
            interrupts = <23 1>;
            interrupt-parent = <&gpio>;
   };
};
```

### LAB 7.4 GPIO controller driver description

The main code sections of the driver will be described using two different categories: I2C driver setup, and GPIO driver interface. The CY8C9520A driver is based on the CY8C9540A driver from Intel Corporation.

#### I2C driver setup

These are the main code sections:

1. Include the required header files:

```
#include <linux/i2c.h>
```

2. Create a struct i2c\_driver structure:

```
static struct i2c_driver cy8c9520a_driver = {
```

3. Register to the I2C bus as a driver:

```
module i2c driver(cy8c9520a driver);
```

4. Add "cy8c9520a" to the list of devices supported by the driver. The compatible variable matchs with the compatible property of the cy8c9520a DT node:

5. Define an array of struct i2c\_device\_id structures:

#### GPIO driver interface

The CY8C9520A driver will control the I/O expander's data pins as inputs and outputs. In this driver each and every GPIO pin can be used as an external interrupt. Whenever there is an input change on a specific GPIO pin, the IRQ interrupt will be asserted by the CY8C9520A GPIO controller.

The CY8C9520A driver will register its gpio\_chip structure with the kernel, and its irq\_chip structure with the IRQ system.

Our GPIO irqchip will fall in the category of NESTED THREADED GPIO IRQCHIPS, which are off-chip GPIO expanders that reside on the other side of a sleeping bus, such as I2C or SPI.

The GPIOlib framework will provide the kernel and user space APIs to control the GPIOs and handle their interrupts.

These are the main steps to create our CY8C9520A driver, which includes a GPIO controller with interrupt capabilities:

- Include the following header, which defines the structures used to define a GPIO driver: #include linux/gpio/driver.h>
- 2. Initialize the gpio\_chip structure with the different callbacks that will control the gpio lines of the GPIO controller, and register the gpiochip with the kernel using the devm\_gpiochip\_add\_data() function. In the Listing 7-4 you can check the source code of these callback functions. Comments have been added before the main lines of the code to understand the meaning of the same.

```
static int cy8c9520a gpio init(struct cy8c9520a *cygpio)
       struct gpio chip *gpiochip = &cygpio->gpio chip;
       int err;
       gpiochip->label = cygpio->client->name;
       gpiochip->base = -1;
       gpiochip->ngpio = NGPIO;
       gpiochip->parent = &cygpio->client->dev;
       gpiochip->of node = gpiochip->parent->of node;
       gpiochip->can sleep = true;
       gpiochip->direction input = cy8c9520a gpio direction input;
       gpiochip->direction output = cy8c9520a gpio direction output;
       gpiochip->get = cy8c9520a gpio get;
       gpiochip->set = cy8c9520a_gpio_set;
       gpiochip->owner = THIS MODULE;
       /* register a gpio chip */
       err = devm gpiochip add data(gpiochip->parent, gpiochip, cygpio);
       if (err)
              return err;
       return 0;
```

3. Initialize the irq\_chip structure with the different callbacks that will handle the GPIO interrupts flow. In the Listing 7-4 you can check the source code of these callback functions. Comments have been added before the main lines of the code to understand the meaning of the same.

4. Write the interrupt setup function for the CY8C9520A device. The gpiochip\_set\_nested\_irqchip() function sets up a nested cascaded irq handler for a gpio\_chip from a parent IRQ. The The gpiochip\_set\_nested\_irqchip() function takes as a parameter the handle\_simple\_irq flow handler, which handles simple interrupts sent from a demultiplexing interrupt handler or coming from hardware, where no interrupt hardware control is necessary. You can find all the complete information about irq-flow methods at https://www.kernel.org/doc/html/latest/core-api/genericirq.html

The interrupt handler for the GPIO child device will be called inside of a new thread created by the handle\_nested\_irq() function, which is called inside the interrupt handler of the driver.

The devm\_request\_threaded\_irq() function inside cy8c9520a\_irq\_setup() will allocate the interrupt line taking as parameters the driver's interrupt handler cy8c9520a\_irq\_handler(), the linux IRQ number (client->irq), flags that will instruct the kernel about the desired behaviour (IRQF\_ONESHOT | IRQF\_TRIGGER\_HIGH), and a pointer to the cygpio global structure that will be recovered in the interrupt handler of the driver.

```
static int cy8c9520a irq setup(struct cy8c9520a *cygpio)
       struct i2c client *client = cygpio->client;
       struct gpio chip *chip = &cygpio->gpio chip;
       u8 dummy[NPORTS];
       int ret, i;
       mutex_init(&cygpio->irq_lock);
        * Clear interrupt state registers by reading the three registers
        * Interrupt Status Port0, Interrupt Status Port1,
        * Interrupt Status Port2,
        * and store the values in a dummy array
       i2c smbus read i2c block data(client, REG INTR STAT PORTO,
                                          NPORTS, dummy);
        * Initialise Interrupt Mask Port Register (19h) for each port
        * Disable the activation of the INT lines. Each 1 in this
        * register masks (disables) the int from the corresponding GPIO
       memset(cygpio->irq_mask_cache, 0xff, sizeof(cygpio->irq_mask_cache));
       memset(cygpio->irq mask, 0xff, sizeof(cygpio->irq mask));
```

```
/* Disable interrupts in all the gpio lines */
       for (i = 0; i < NPORTS; i++) {
              i2c smbus write byte data(client, REG PORT SELECT, i);
              i2c_smbus_write_byte_data(client, REG_INTR_MASK,
                                            cygpio->irq_mask[i]);
       }
       /* add a nested irgchip to the gpiochip */
       gpiochip_irqchip_add_nested(chip,
                                   &cy8c9520a irq chip,
                                   handle simple irq,
                                   IRQ_TYPE_NONE);
        * Request interrupt on a GPIO pin of the external processor
        * this processor pin is connected to the INT pin of the cy8c9520a
       devm request threaded irq(&client->dev, client->irq, NULL,
                                 cy8c9520a irq handler,
                                 IRQF ONESHOT | IRQF TRIGGER HIGH,
                                 dev name(&client->dev), cygpio);
        * set up a nested irq handler for a gpio_chip from a parent IRQ
        * you can now request interrupts from GPIO child drivers nested
        * to the cy8c9520a driver
       gpiochip_set_nested_irqchip(chip,
                                   &cy8c9520a irq chip,
                                   cygpio->irq);
       return 0;
err:
       mutex destroy(&cygpio->irq lock);
       return ret;
}
```

5. Write the interrupt handler for the CY8C9520A device. Inside this handler the pending GPIO interrupts are checked by reading the pending variable value, then the position of the first bit set in the variable is returned; the \_ffs() function is used to perform this task. For each pending interrupt that is found, there is a call to the handle\_nested\_irq() wrapper function, which in turn calls the interrupt handler of the GPIO child driver that has requested this GPIO interrupt by using the devm\_request\_threaded\_irq() function. The parameter of the handle\_nested\_irq() function is the Linux IRQ number previously returned by using the irq\_find\_mapping() function, which receives the hwirq of the input

pin as a parameter (gpio\_irq variable). The pending interrupt is cleared by doing pending &= ~BIT(gpio), and the same process is repeated until all the pending interrupts are being managed.

```
static irgreturn t cy8c9520a irg handler(int irg, void *devid)
       struct cy8c9520a *cygpio = devid;
       u8 stat[NPORTS], pending;
       unsigned port, gpio, gpio irq;
       int ret;
        * store in stat and clear (to enable ints)
        * the three interrupt status registers by reading them
       i2c_smbus_read_i2c_block_data(cygpio->client,
                                      REG_INTR_STAT_PORT0,
                                      NPORTS, stat);
       ret = IRQ NONE;
       for (port = 0; port < NPORTS; port ++) {</pre>
              mutex lock(&cygpio->irq lock);
               * In every port check the GPIOs that have their int unmasked
               * and whose bits have been enabled in their REG INTR STAT PORT
               * register due to an interrupt in the GPIO, and store the new
               * value in the pending register
              pending = stat[port] & (~cygpio->irq_mask[port]);
              mutex_unlock(&cygpio->irq_lock);
              while (pending) {
                      ret = IRQ HANDLED;
                      /* get the first gpio that has got an int */
                      gpio = __ffs(pending);
                      /* clears the gpio in the pending register */
                      pending &= ~BIT(gpio);
                      /* gets the int number associated to this gpio */
                      gpio irq = cy8c9520a port offs[port] + gpio;
                      /* launch the ISR of the GPIO child driver */
                      handle nested irg(irg find mapping(cygpio-
>gpio chip.irq.domain, gpio irq));
```

```
}
return ret;
}
```

See in the next **Listing 7-4** the complete "GPIO expander device" driver source code for the Raspberry Pi 3 Model B processor.

**Note**: The "GPIO expander device" driver source code developed for the Raspberry Pi 3 Model B board is included in the linux\_5.4\_rpi3\_drivers.zip file inside the linux\_5.4\_CY8C9520A\_driver folder, and can be downloaded from the GitHub repository at https://github.com/ALIBERA/linux\_book\_2nd\_edition

# Listing 7-4: CY8C9520A\_rpi3.c

```
#include <linux/i2c.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/gpio/driver.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/slab.h>
#define DRV NAME
                                         "cy8c9520a"
/* cy8c9520a settings */
#define NGPIO
                                        20
#define DEVID CY8C9520A
                                        0x20
#define NPORTS
/* Register offset */
#define REG INPUT PORTO
                                        0x00
#define REG OUTPUT PORTO
                                        0x08
#define REG INTR STAT PORTO
                                        0x10
#define REG PORT SELECT
                                        0x18
#define REG SELECT PWM
                                        0x1a
#define REG INTR MASK
                                        0x19
#define REG_PIN_DIR
                                        0x1c
#define REG_DRIVE_PULLUP
                                        0x1d
#define REG DRIVE PULLDOWN
                                        0x1e
#define REG_DEVID_STAT
                                        0x2e
/* definition of the global structure for the driver */
struct cy8c9520a {
   struct i2c client *client;
   struct gpio_chip gpio_chip;
```

```
struct gpio_desc *gpio;
   int irq;
   struct mutex lock;
   /* protect serialized access to the interrupt controller bus */
   struct mutex irq lock;
   /* cached output registers */
   u8 outreg cache[NPORTS];
   /* cached IRQ mask */
   u8 irq_mask_cache[NPORTS];
   /* IRQ mask to be applied */
   u8 irq mask[NPORTS];
};
/* Per-port GPIO offset */
static const u8 cy8c9520a port offs[] = {
   0,
   8,
   16,
};
/* return the port of the gpio */
static inline u8 cypress_get_port(unsigned int gpio)
{
   u8 i = 0;
   for (i = 0; i < sizeof(cy8c9520a port offs) - 1; i ++) {
          if (! (gpio / cy8c9520a_port_offs[i + 1]))
                  break;
   }
   return i;
}
/* get the gpio offset inside its respective port */
static inline u8 cypress get offs(unsigned gpio, u8 port)
   return gpio - cy8c9520a port offs[port];
}
 * struct gpio chip get callback function.
 * It gets the input value of the GPIO line (0=low, 1=high)
 * accessing to the REG INPUT PORT register
static int cy8c9520a gpio get(struct gpio chip *chip,
                             unsigned int gpio)
{
   int ret;
   u8 port, in_reg;
```

```
struct cy8c9520a *cygpio = gpiochip_get_data(chip);
   dev info(chip->parent, "cy8c9520a gpio get function is called\n");
   /* get the input port address address (in reg) for the GPIO */
   port = cypress_get_port(gpio);
   in reg = REG INPUT PORT0 + port;
   dev info(chip->parent, "the in reg address is %u\n", in reg);
   mutex lock(&cygpio->lock);
   ret = i2c_smbus_read_byte_data(cygpio->client, in_reg);
   if (ret < 0) {
          dev err(chip->parent, "can't read input port %u\n", in reg);
   }
   dev info(chip->parent,
           "cy8c9520a gpio get function with %d value is returned\n",
   mutex unlock(&cygpio->lock);
    * check the status of the GPIO in its input port register
    * and return it. If expression is not 0 returns 1
   return !!(ret & BIT(cypress get offs(gpio, port)));
}
* struct gpio_chip set callback function.
* It sets the output value of the GPIO line in
* GPIO ACTIVE HIGH mode (0=low, 1=high)
 * writing to the REG OUTPUT PORT register
 */
static void cy8c9520a gpio set(struct gpio chip *chip,
                              unsigned int gpio, int val)
{
   int ret;
   u8 port, out reg;
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   dev info(chip->parent,
            "cy8c9520a gpio set value func with %d value is called\n",
           val);
   /* get the output port address address (out reg) for the GPIO */
```

```
port = cypress_get_port(gpio);
   out reg = REG OUTPUT PORT0 + port;
   mutex lock(&cygpio->lock);
    * if val is 1, gpio output level is high
    * if val is 0, gpio output level is low
   * the output registers were previously cached in cy8c9520a setup()
    */
   if (val) {
          cygpio->outreg cache[port] |= BIT(cypress get offs(gpio, port));
   } else {
          cygpio->outreg_cache[port] &= ~BIT(cypress_get_offs(gpio, port));
   }
   ret = i2c_smbus_write_byte_data(cygpio->client, out_reg,
                                  cygpio->outreg cache[port]);
   if (ret < 0) {
          dev err(chip->parent, "can't write output port %u\n", port);
   }
   mutex_unlock(&cygpio->lock);
}
* struct gpio chip direction output callback function.
 * It configures the GPIO as an output writing to
 * the REG PIN DIR register of the selected port
static int cy8c9520a_gpio_direction_output(struct gpio_chip *chip,
                                           unsigned int gpio, int val)
{
   int ret;
   u8 pins, port;
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   /* gets the port number of the gpio */
   port = cypress get port(gpio);
   dev info(chip->parent, "cy8c9520a gpio direction output is called\n");
   mutex lock(&cygpio->lock);
   /* select the port where we want to config the GPIO as output */
   ret = i2c_smbus_write_byte_data(cygpio->client, REG_PORT SELECT, port);
   if (ret < 0) {
```

```
dev err(chip->parent, "can't select port %u\n", port);
          goto err;
   }
   ret = i2c_smbus_read_byte_data(cygpio->client, REG_PIN_DIR);
   if (ret < 0) {
          dev err(chip->parent, "can't read pin direction\n");
          goto err;
   }
   /* simply transform int to u8 */
   pins = (u8)ret & 0xff;
   /* add the direction of the new pin. Set 1 if input and set 0 is output */
   pins &= ~BIT(cypress get offs(gpio, port));
   ret = i2c smbus write byte data(cygpio->client, REG PIN DIR, pins);
   if (ret < 0) {
          dev_err(chip->parent, "can't write pin direction\n");
   }
err:
   mutex unlock(&cygpio->lock);
   cy8c9520a_gpio_set(chip, gpio, val);
   return ret;
}
 * struct gpio chip direction input callback function.
* It configures the GPIO as an input writing to
* the REG PIN DIR register of the selected port
static int cy8c9520a gpio direction input(struct gpio chip *chip,
                                          unsigned int gpio)
{
   int ret;
   u8 pins, port;
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   /* gets the port number of the gpio */
   port = cypress get port(gpio);
   dev info(chip->parent, "cy8c9520a gpio direction input is called\n");
   mutex_lock(&cygpio->lock);
   /* select the port where we want to config the GPIO as input */
```

```
ret = i2c smbus write byte data(cygpio->client, REG PORT SELECT, port);
   if (ret < 0) {
          dev err(chip->parent, "can't select port %u\n", port);
          goto err;
   }
   ret = i2c smbus read byte data(cygpio->client, REG PIN DIR);
   if (ret < 0) {
          dev err(chip->parent, "can't read pin direction\n");
          goto err;
   }
   /* simply transform int to u8 */
   pins = (u8)ret & 0xff;
    * add the direction of the new pin.
    * Set 1 if input (out == 0) and set 0 is ouput (out == 1)
   pins |= BIT(cypress get offs(gpio, port));
   ret = i2c smbus write byte data(cygpio->client, REG PIN DIR, pins);
   if (ret < 0) {
          dev err(chip->parent, "can't write pin direction\n");
          goto err;
   }
err:
   mutex unlock(&cygpio->lock);
   return ret;
}
/* function to lock access to slow bus (i2c) chips */
static void cy8c9520a irq bus lock(struct irq data *d)
   struct gpio chip *chip = irq data get irq chip data(d);
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   dev_info(chip->parent, "cy8c9520a_irq_bus_lock is called\n");
   mutex lock(&cvgpio->irg lock);
}
/*
* function to sync and unlock slow bus (i2c) chips
 * REG INTR MASK register is accessed via I2C
 * write 0 to the interrupt mask register line to
 * activate the interrupt on the GPIO
static void cy8c9520a_irq_bus_sync_unlock(struct irq_data *d)
```

```
{
   struct gpio_chip *chip = irq_data_get_irq_chip_data(d);
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   int ret, i;
   unsigned int gpio;
   u8 port;
   dev info(chip->parent, "cy8c9520a irq bus sync unlock is called\n");
   gpio = d->hwirq;
   port = cypress get port(gpio);
   /* irq mask cache stores the last value of irq mask for each port */
   for (i = 0; i < NPORTS; i++) {
          /*
           * check if some of the bits have changed from the last cached value
           * irq mask registers were initialized in cy8c9520a irq setup()
          if (cygpio->irq_mask_cache[i] ^ cygpio->irq_mask[i]) {
                  dev_info(chip->parent, "gpio %u is unmasked\n", gpio);
                  cygpio->irq mask cache[i] = cygpio->irq mask[i];
                  ret = i2c smbus write byte data(cygpio->client,
                                                 REG PORT SELECT, i);
                  if (ret < 0) {
                         dev err(chip->parent, "can't select port %u\n", port);
                         goto err;
                  }
                  /* enable the interrupt for the GPIO unmasked */
                  ret = i2c smbus write byte data(cygpio->client, REG INTR MASK,
                                                 cygpio->irq_mask[i]);
                  if (ret < 0) {
                         dev err(chip->parent,
                                 "can't write int mask on port %u\n", port);
                         goto err;
                  }
                  ret = i2c smbus read byte data(cygpio->client, REG INTR MASK);
                  dev_info(chip->parent, "the REG_INTR_MASK value is %d\n", ret);
          }
   }
err:
   mutex unlock(&cygpio->irq lock);
}
* mask (disable) the GPIO interrupt.
```

```
* In the initial setup all the int lines are masked
static void cy8c9520a irq mask(struct irq data *d)
{
   u8 port;
   struct gpio_chip *chip = irq_data_get_irq_chip_data(d);
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   unsigned gpio = d->hwirq;
   port = cypress get port(gpio);
   dev_info(chip->parent, "cy8c9520a_irq_mask is called\n");
   cygpio->irq mask[port] |= BIT(cypress get offs(gpio, port));
}
/*
 * unmask (enable) the GPIO interrupt.
 * In the initial setup all the int lines are masked
static void cy8c9520a irq unmask(struct irq data *d)
   u8 port;
   struct gpio chip *chip = irq data get irq chip data(d);
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   unsigned gpio = d->hwirq;
   port = cypress get port(gpio);
   dev_info(chip->parent, "cy8c9520a_irq_unmask is called\n");
   cygpio->irq mask[port] &= ~BIT(cypress get offs(gpio, port));
}
/* set the flow type (IRQ TYPE LEVEL/etc.) of the IRQ */
static int cy8c9520a_irq_set_type(struct irq_data *d, unsigned int type)
{
   int ret = 0;
   struct gpio_chip *chip = irq_data_get_irq_chip_data(d);
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   dev info(chip->parent, "cy8c9520a irq set type is called\n");
   if ((type != IRQ TYPE EDGE BOTH) && (type != IRQ TYPE EDGE FALLING)) {
          dev err(&cygpio->client->dev, "irq %d: unsupported type %d\n",
                  d->irq, type);
          ret = -EINVAL;
          goto err;
   }
err:
   return ret;
```

```
}
/* Iinitialization of the irq chip structure with callback functions */
static struct irq chip cy8c9520a irq chip = {
   .name
                        = "cy8c9520a-irq",
   .irq mask
                        = cy8c9520a irq mask,
                       = cy8c9520a irq unmask,
   .irq unmask
   .irg bus lock
                     = cy8c9520a irg bus lock,
   .irq_bus_sync_unlock = cy8c9520a_irq_bus_sync_unlock,
   .irq set type
                        = cy8c9520a irq set type,
};
/*
 * interrupt handler for the cy8c9520a. It is called when
* there is a rising or falling edge in the unmasked GPIO
*/
static irgreturn t cy8c9520a irg handler(int irg, void *devid)
   struct cy8c9520a *cygpio = devid;
   u8 stat[NPORTS], pending;
   unsigned port, gpio, gpio_irq;
   int ret;
   pr info ("the interrupt ISR has been entered\n");
   /*
    * store in stat and clear (to enable ints)
    * the three interrupt status registers by reading them
    */
   ret = i2c_smbus_read_i2c_block_data(cygpio->client,
                                      REG INTR STAT PORTO,
                                      NPORTS, stat);
   if (ret < 0) {
          memset(stat, 0, sizeof(stat));
   ret = IRQ NONE;
   for (port = 0; port < NPORTS; port ++) {</pre>
          mutex lock(&cygpio->irq lock);
           * In every port check the GPIOs that have their int unmasked
           * and whose bits have been enabled in their REG_INTR_STAT_PORT
           * register due to an interrupt in the GPIO, and store the new
           * value in the pending register
          pending = stat[port] & (~cygpio->irq_mask[port]);
```

```
mutex_unlock(&cygpio->irq_lock);
          /* Launch the ISRs of all the gpios that requested an interrupt */
          while (pending) {
                  ret = IRQ HANDLED;
                  /* get the first gpio that has got an int */
                  gpio = __ffs(pending);
                  /* clears the gpio in the pending register */
                  pending &= ~BIT(gpio);
                  /* gets the int number associated to this gpio */
                  gpio_irq = cy8c9520a_port_offs[port] + gpio;
                  /* launch the ISR of the GPIO child driver */
                  handle nested irq(irq find mapping(cygpio->gpio chip.irq.domain,
                                           gpio_irq));
          }
   }
   return ret;
}
/* Initial setup for the cy8c9520a */
static int cy8c9520a setup(struct cy8c9520a *cygpio)
   int ret, i;
   struct i2c client *client = cygpio->client;
   /* Disable PWM, set all GPIOs as input. */
   for (i = 0; i < NPORTS; i ++) {
          ret = i2c smbus write byte data(client, REG PORT SELECT, i);
          if (ret < 0) {
                  dev err(&client->dev, "can't select port %u\n", i);
                  goto end;
          }
          ret = i2c smbus write byte data(client, REG SELECT PWM, 0x00);
          if (ret < 0) {
                  dev err(&client->dev, "can't write to SELECT PWM\n");
                  goto end;
          }
          ret = i2c smbus write byte data(client, REG PIN DIR, 0xff);
          if (ret < 0) {
                  dev_err(&client->dev, "can't write to PIN_DIR\n");
                  goto end;
```

```
}
   }
   /* Cache the output registers (Output Port 0, Output Port 1, Output Port 2) */
   ret = i2c smbus read i2c block data(client, REG OUTPUT PORTO,
                                      sizeof(cygpio->outreg_cache),
                                      cygpio->outreg cache);
   if (ret < 0) {
          dev err(&client->dev, "can't cache output registers\n");
          goto end;
   }
   dev_info(&client->dev, "the cy8c9520a_setup is done\n");
end:
   return ret;
}
/* Interrupt setup for the cy8c9520a */
static int cy8c9520a irq setup(struct cy8c9520a *cygpio)
   struct i2c client *client = cygpio->client;
   struct gpio chip *chip = &cygpio->gpio chip;
   u8 dummy[NPORTS];
   int ret, i;
   mutex init(&cygpio->irq lock);
   dev info(&client->dev, "the cy8c9520a irg setup function is entered\n");
    * Clear interrupt state registers by reading the three registers
    * Interrupt Status Port0, Interrupt Status Port1, Interrupt Status Port2,
    * and store the values in a dummy array
   ret = i2c smbus read i2c block data(client, REG INTR STAT PORTO,
                                      NPORTS, dummy);
   if (ret < 0) {
          dev err(&client->dev, "couldn't clear int status\n");
          goto err;
   }
   dev info(&client->dev, "the interrupt state registers are cleared\n");
   /*
    * Initialise Interrupt Mask Port Register (19h) for each port
    * Disable the activation of the INT lines. Each 1 in this
    * register masks (disables) the int from the corresponding GPIO
```

```
*/
memset(cygpio->irq_mask_cache, 0xff, sizeof(cygpio->irq_mask_cache));
memset(cygpio->irq mask, 0xff, sizeof(cygpio->irq mask));
/* Disable interrupts in all the gpio lines */
for (i = 0; i < NPORTS; i++) {
       ret = i2c smbus write byte data(client, REG PORT SELECT, i);
       if (ret < 0) {
              dev err(&client->dev, "can't select port %u\n", i);
              goto err;
       }
       ret = i2c_smbus_write_byte_data(client, REG_INTR_MASK,
                                     cygpio->irq_mask[i]);
       if (ret < 0) {
              dev err(&client->dev,
                      "can't write int mask on port %u\n", i);
              goto err;
       }
}
dev info(&client->dev, "the interrupt mask port registers are set\n");
/* add a nested irqchip to the gpiochip */
ret = gpiochip irqchip add nested(chip,
                                  &cy8c9520a irq chip,
                                  handle simple irq,
                                  IRQ TYPE NONE);
if (ret) {
       dev err(&client->dev,
              "could not connect irqchip to gpiochip\n");
       return ret;
}
* Request interrupt on a GPIO pin of the external processor
* this processor pin is connected to the INT pin of the cy8c9520a
ret = devm request threaded irq(&client->dev, client->irq, NULL,
                               cy8c9520a irq handler,
                               IRQF ONESHOT | IRQF TRIGGER HIGH,
                               dev name(&client->dev), cygpio);
if (ret) {
       dev err(&client->dev, "failed to request irg %d\n", cygpio->irg);
              return ret;
}
```

```
* set up a nested irq handler for a gpio chip from a parent IRQ
    * you can now request interrupts from GPIO child drivers nested
    * to the cy8c9520a driver
    */
   gpiochip_set_nested_irqchip(chip,
                               &cy8c9520a irq chip,
                               cygpio->irq);
   dev info(&client->dev, "the interrupt setup is done\n");
   return 0;
err:
   mutex_destroy(&cygpio->irq_lock);
   return ret;
}
/*
 * Initialize the cy8c9520a gpio controller (struct gpio_chip)
* and register it to the kernel
 */
static int cy8c9520a gpio init(struct cy8c9520a *cygpio)
   struct gpio chip *gpiochip = &cygpio->gpio chip;
   int err;
   gpiochip->label = cygpio->client->name;
   gpiochip->base = -1;
   gpiochip->ngpio = NGPIO;
   gpiochip->parent = &cygpio->client->dev;
   gpiochip->of_node = gpiochip->parent->of node;
   gpiochip->can_sleep = true;
   gpiochip->direction input = cy8c9520a gpio direction input;
   gpiochip->direction_output = cy8c9520a_gpio_direction_output;
   gpiochip->get = cy8c9520a gpio get;
   gpiochip->set = cy8c9520a gpio set;
   gpiochip->owner = THIS MODULE;
   /* register a gpio chip */
   err = devm gpiochip add data(gpiochip->parent, gpiochip, cygpio);
   if (err)
          return err;
   return 0;
}
static int cy8c9520a_probe(struct i2c_client *client,
                           const struct i2c device id *id)
{
```

```
struct cy8c9520a *cygpio;
int ret;
unsigned int dev id;
dev info(&client->dev, "cy8c9520a probe() function is called\n");
if (!i2c check functionality(client->adapter,
                             I2C FUNC SMBUS I2C BLOCK |
                             I2C FUNC SMBUS BYTE DATA)) {
       dev err(&client->dev, "SMBUS Byte/Block unsupported\n");
       return -EIO;
}
/* allocate global private structure for a new device */
cygpio = devm kzalloc(&client->dev, sizeof(*cygpio), GFP KERNEL);
if (!cygpio) {
       dev err(&client->dev, "failed to alloc memory\n");
       return - ENOMEM;
}
cygpio->client = client;
mutex_init(&cygpio->lock);
/* Whoami */
dev id = i2c smbus read byte data(client, REG DEVID STAT);
if (dev id < 0) {
       dev err(&client->dev, "can't read device ID\n");
       ret = dev id;
       goto err;
dev_info(&client->dev, "dev_id=0x%x\n", dev_id & 0xff);
/* Initial setup for the cy8c9520a */
ret = cy8c9520a_setup(cygpio);
if (ret < 0) {
       goto err;
}
/* Initialize the cy8c9520a gpio controller */
ret = cy8c9520a gpio init(cygpio);
if (ret) {
       goto err;
}
/* Interrupt setup for the cy8c9520a */
ret = cy8c9520a_irq_setup(cygpio);
if (ret) {
```

```
goto err;
   }
   /* link the I2C device with the cygpio device */
   i2c_set_clientdata(client, cygpio);
   return 0;
err:
   mutex_destroy(&cygpio->lock);
   return ret;
}
static int cy8c9520a_remove(struct i2c_client *client)
   dev info(&client->dev, "cy8c9520a remove() function is called\n");
   return 0;
}
static const struct of_device_id my_of_ids[] = {
   { .compatible = "cy8c9520a"},
   {},
};
MODULE_DEVICE_TABLE(of, my_of_ids);
static const struct i2c device id cy8c9520a id[] = {
   {DRV NAME, 0},
   {}
};
MODULE_DEVICE_TABLE(i2c, cy8c9520a_id);
static struct i2c driver cy8c9520a driver = {
   .driver = {
              .name = DRV_NAME,
              .of match table = my of ids,
              .owner = THIS MODULE,
              },
   .probe = cy8c9520a_probe,
   .remove = cy8c9520a remove,
   .id table = cy8c9520a id,
};
module_i2c_driver(cy8c9520a driver);
MODULE LICENSE("GPL v2");
MODULE_AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
MODULE_DESCRIPTION("This is a driver that controls the \
                   cy8c9520a I2C GPIO expander");
```

### LAB 7.4 GPIO child driver description

You will develop a GPIO child driver (int\_rpi3\_gpio) now, which will request a GPIO IRQ from the CY8C9520A gpio controller. You will use the LAB 7.1: "button interrupt device" Module of this book as a starting point for the development of the driver. Whenever there is a change in the first input line of the CY8C9520A P0 port, the IRQ interrupt will be asserted by the CY8C9520A GPIO controller, and its interrupt handler cy8c9520a\_irq\_handler() will be called. The CY8C9520A driver's interrupt handler will call handle\_nested\_irq(), which in turn calls the interrupt handler P0\_line0\_isr() of our GPIO child driver.

The GPIO child driver will request the GPIO INT by using the devm\_request\_threaded\_irq() function. Before calling this function, the driver will return the Linux IRQ number from the device tree by using the platform\_get\_irq() function.

See below the device-tree configuration for the int\_rpi4\_gpio device that should be included in the the bcm2710-rpi-3-b.dts DT file. Check the differences with the int\_key node of the LAB 7.1: "button interrupt device" Module that was taken as a reference for the development of this driver.

In our new driver the interrupt-parent is the cy8c9520a node of our CY8C9520A gpio controller driver and the GPIO interrupt line included in the interrupts property has the number 0, which matchs with the first input line of the CY8C9520A P0 controller.

See in the next **Listing 7-5** the complete "GPIO child device" driver source code for the Raspberry Pi 3 Model B processor.

**Note**: The "GPIO child device" driver source code developed for the Raspberry Pi 3 Model B board is included in the linux\_5.4\_rpi3\_drivers.zip, inside the linux\_5.4\_CY8C9520A\_driver folder

under the linux\_5.4\_gpio\_int\_driver folder, and can be downloaded from the GitHub repository at https://github.com/ALIBERA/linux\_book\_2nd\_edition

# Listing 7-5: int\_rpi3\_gpio.c

```
#include <linux/module.h>
#include <linux/platform device.h>
#include <linux/interrupt.h>
#include <linux/gpio/consumer.h>
#include <linux/miscdevice.h>
#include <linux/of device.h>
static char *INT NAME = "P0 line0 INT";
/* interrupt handler */
static irgreturn t P0 line0 isr(int irg, void *data)
   struct device *dev = data;
   dev info(dev, "interrupt received. key: %s\n", INT NAME);
   return IRQ HANDLED;
}
static struct miscdevice helloworld miscdevice = {
           .minor = MISC DYNAMIC MINOR,
           .name = "mydev",
};
static int my probe(struct platform device *pdev)
   int ret_val, irq;
   struct device *dev = &pdev->dev;
   dev_info(dev, "my_probe() function is called.\n");
   /* Get the Linux IRQ number */
   irq = platform_get_irq(pdev, 0);
   if (irq < 0){
          dev_err(dev, "irq is not available\n");
          return -EINVAL;
   dev info(dev, "IRQ using platform get irq: %d\n", irq);
   /* Allocate the interrupt line */
   ret val = devm request threaded irq(dev, irq, NULL, P0 line0 isr,
                            IRQF ONESHOT | IRQF TRIGGER FALLING |
IRQF TRIGGER RISING,
                            INT NAME, dev);
```

```
if (ret_val) {
          dev err(dev, "Failed to request interrupt %d, error %d\n", irq,
ret val);
          return ret val;
   }
   ret val = misc register(&helloworld miscdevice);
   if (ret val != 0)
   {
          dev err(dev, "could not register the misc device mydev\n");
          return ret val;
   }
   dev_info(dev, "mydev: got minor %i\n",helloworld_miscdevice.minor);
   dev info(dev, "my probe() function is exited.\n");
   return 0;
}
static int my remove(struct platform device *pdev)
{
   dev info(&pdev->dev, "my remove() function is called.\n");
   misc deregister(&helloworld miscdevice);
   dev info(&pdev->dev, "my remove() function is exited.\n");
   return 0;
}
static const struct of device id my of ids[] = {
   { .compatible = "arrow,int gpio expand"},
   {},
};
MODULE DEVICE TABLE(of, my of ids);
static struct platform_driver my_platform_driver = {
   .probe = my_probe,
   .remove = my_remove,
   .driver = {
           .name = "int_gpio_expand",
           .of match table = my of ids,
           .owner = THIS MODULE,
   }
};
module platform driver(my platform driver);
MODULE LICENSE("GPL");
MODULE AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
```

## LAB 7.4 GPIO based IRQ application

In the previous section you have seen how to request and handle a GPIO IRQ by using a GPIO child driver. In the following **Listing 7-6**, you will see how to request and handle an interrupt from the user space for the first line of the CY8C9520A P0 port. You will use the GPIOlib user space APIs, that will handle the GPIO INT through ioctl calls on the char device file /dev/gpiochip3.

**Note**: The "GPIO based IRQ application" source code developed for the Raspberry Pi 3 Model B board is included in the linux\_5.4\_rpi3\_drivers.zip, inside the linux\_5.4\_CY8C9520A\_driver folder under the app folder, and can be downloaded from the GitHub repository at https://github.com/ALIBERA/linux\_book\_2nd\_edition

# Listing 7-6: gpio\_int.c

```
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <fcntl.h>
#include <poll.h>
#include <string.h>
#include <linux/gpio.h>
#include <sys/ioctl.h>
#define DEV GPIO "/dev/gpiochip3"
#define POLL_TIMEOUT -1 /* No timeout */
int main(int argc, char *argv[])
    int fd, fd_in;
    int ret;
    int flags;
    struct gpioevent request req;
    struct gpioevent data evdata;
    struct pollfd fdset;
    /* open gpio */
    fd = open(DEV GPIO, O RDWR);
    if (fd < 0) {
        printf("ERROR: open %s ret=%d\n", DEV GPIO, fd);
        return -1;
    }
```

```
/* Request GPIO P0 first line interrupt */
req.lineoffset = 0;
req.handleflags = GPIOHANDLE REQUEST INPUT;
req.eventflags = GPIOEVENT_REQUEST_BOTH_EDGES;
strncpy(req.consumer_label, "gpio_irq", sizeof(req.consumer_label) - 1);
/* requrest line event handle */
ret = ioctl(fd, GPIO GET LINEEVENT IOCTL, &req);
if (ret) {
    printf("ERROR: ioctl get line event ret=%d\n", ret);
    return -1;
}
/* set event fd nonbloack read */
fd in = req.fd;
flags = fcntl(fd_in, F_GETFL);
flags |= O_NONBLOCK;
ret = fcntl(fd_in, F_SETFL, flags);
if (ret) {
    printf("ERROR: fcntl set nonblock read\n");
for (;;) {
    fdset.fd
                = fd in;
    fdset.events = POLLIN;
    fdset.revents = 0;
    /* poll gpio line event */
    ret = poll(&fdset, 1, POLL_TIMEOUT);
    if (ret <= 0)
        continue;
    if (fdset.revents & POLLIN) {
        printf("irq received.\n");
        /* read event data */
        ret = read(fd in, &evdata, sizeof(evdata));
        if (ret == sizeof(evdata))
            printf("id: %d, timestamp: %lld\n", evdata.id, evdata.timestamp);
    }
}
/* close gpio */
close(fd);
return 0;
```

}

#### LAB 7.4 driver demonstration

Download the linux\_5.4\_rpi3\_drivers.zip file from the github of the book and unzip it in the home folder of your Linux host:

```
~/linux_5.4_rpi3_drivers$ cd linux_5.4_CY8C9520A_driver
```

Compile and deploy the drivers and the application to the **Raspberry Pi 3 Model B** board:


Follow the next instructions to test the drivers:

```
/* load the CY8C9520A module */
root@raspberrypi:/home# insmod CY8C9520A rpi4.ko
[ 157.763155] CY8C9520A rpi4: loading out-of-tree module taints kernel.
[ 157.773365] cy8c9520a 1-0020: cy8c9520a probe() function is called
[ 157.781876] cy8c9520a 1-0020: dev id=0x20
[ 157.804688] cy8c9520a 1-0020: the cy8c9520a setup is done
[ 157.813703] cy8c9520a 1-0020: the cy8c9520a irg setup function is entered
[ 157.823866] cy8c9520a 1-0020: the interrupt state registers are cleared
[ 157.840716] cy8c9520a 1-0020: the interrupt mask port registers are set
[ 157.848193] cy8c9520a 1-0020: the interrupt setup is done
/* Print information of all the lines of the gpiochip3 */
root@raspberrypi:/home# gpioinfo gpiochip3
gpiochip3 - 20 lines:
       line
              0:
                                            input active-high
                      unnamed
                                   unused
       line
              1:
                      unnamed
                                   unused input active-high
       line
              2:
                     unnamed
                                   unused input active-high
       line 3:
                     unnamed
                                   unused input active-high
                   unnamed
unnamed
                                   unused input active-high
       line 4:
       line 5:
                                   unused input active-high
                   unnamed
unnamed
unnamed
       line 6:
                                   unused input active-high
                                   unused input active-high
       line 7:
       line 8:
                                   unused input active-high
       line 9:
                                   unused input active-high
                    unnamed
                   unnamed
unnamed
       line 10:
                                   unused input active-high
       line 11:
                                   unused input active-high
                 unnamed
       line 12:
                                   unused input active-high
```

```
line 13:
              unnamed
                           unused
                                    input active-high
line 14:
              unnamed
                           unused
                                    input active-high
line 15:
              unnamed
                           unused
                                    input active-high
line 16:
              unnamed
                           unused
                                    input active-high
line 17:
              unnamed
                           unused
                                    input active-high
line 18:
              unnamed
                           unused
                                    input
                                           active-high
line 19:
                                    input active-high
              unnamed
                           unused
```

#### Connect pin 0 to pin 1 on the P0 port of the I/O Expander board

/\* the gpio lines of the gpiochip3 are configured with internal pull-up to Vcc \*/



```
/* set to high level the pin 1 of P0 */
root@raspberrypi:/home# gpioset gpiochip3 1=1

[ 266.227650] cy8c9520a 1-0020: cy8c9520a_gpio_direction output is called
[ 266.239696] cy8c9520a 1-0020: cy8c9520a_gpio_set_value func with 1 value is called

/* check the value received in the pin 0 of P0 */
root@raspberrypi:/home# gpioget gpiochip3 0

[ 285.287449] cy8c9520a 1-0020: cy8c9520a_gpio_direction input is called
[ 285.299704] cy8c9520a 1-0020: cy8c9520a_gpio_get function is called
[ 285.306084] cy8c9520a 1-0020: the in_reg address is 0
[ 285.313172] cy8c9520a 1-0020: cy8c9520a_gpio_get function with 255 value is returned
```

```
/* set to low level the pin 1 of P0 */
root@raspberrypi:/home# gpioset gpiochip3 1=0
[ 325.605128] cy8c9520a 1-0020: cy8c9520a gpio direction output is called
[ 325.617598] cy8c9520a 1-0020: cy8c9520a gpio set value func with 0 value is
called
/* check the value received in the pin 0 of P0 */
root@raspberrypi:/home# gpioget gpiochip3 0
[ 330.154964] cy8c9520a 1-0020: cy8c9520a gpio direction input is called
[ 330.167169] cy8c9520a 1-0020: cy8c9520a gpio get function is called
[ 330.173604] cy8c9520a 1-0020: the in reg address is 0
[ 330.180566] cy8c9520a 1-0020: cy8c9520a gpio get function with 252 value is
returned
Disconnect pin 0 and pin 1 on the P0 port of the I/O Expander pins. Handle GPIO
INT in line 0 of P0 using the gpio interrupt driver
/* load the gpio interrupt module */
root@raspberrypi:/home# insmod int rpi4 gpio.ko
  778.013607] int gpio expand soc:int gpio: my probe() function is called.
  778.020652] cy8c9520a 1-0020: cy8c9520a irq bus lock is called
[ 778.026584] cy8c9520a 1-0020: cy8c9520a irg bus sync unlock is called
  778.033184] cy8c9520a 1-0020: gpio 0 is unmasked
  778.041794] the interrupt ISR has been entered
  778.046411] cy8c9520a 1-0020: the REG INTR MASK value is 254
  778.052254] int gpio expand soc:int gpio: IRQ using platform get irq: 167
  778.059498] cy8c9520a 1-0020: cy8c9520a irg bus lock is called
  778.065665] cy8c9520a 1-0020: cy8c9520a irg set type is called
  778.071591] cy8c9520a 1-0020: cy8c9520a irg unmask is called
[ 778.077394] cy8c9520a 1-0020: cy8c9520a irg bus sync unlock is called
[ 778.084696] int_gpio_expand soc:int_gpio: mydev: got minor 60
[ 778.090599] int_gpio_expand soc:int_gpio: my_probe() function is exited.
/* check the gpio interrupt with Linux IRQ number 167 */
root@raspberrypi:/home# cat /proc/interrupts
CPU0
           CPU1
                     CPU2
                                CPU3
            878
                                                                             3f
 17:
                        0
                                   0
                                              0 ARMCTRL-level
                                                                1 Edge
00b880.mailbox
                         0
                                   0
                                              0 ARMCTRL-level
                                                                 2 Edge
                                                                             VC
 18:
            720
HIO doorbell
                         0
                                   0
                                              0 ARMCTRL-level 48 Edge
 40:
                                                                             bc
m2708 fb DMA
 42:
                                   0
                                              0 ARMCTRL-level 50 Edge
                                                                             DM
            215
A IRO
 44:
           6577
                         0
                                   0
                                              0 ARMCTRL-level 52 Edge
                                                                             DM
A IRQ
```

```
45:
              0
                          0
                                     0
                                                 0 ARMCTRL-level 53 Edge
                                                                                 DM
A IRO
                          0
 48:
                                     0
                                                   ARMCTRL-level
                                                                   56 Edge
                                                                                 DM
A IRO
 53:
           1793
                          0
                                     0
                                                   ARMCTRL-level 61 Edge
                                                                                 tt
yS0
         221387
                                                    ARMCTRL-level
 56:
                                                                   64 Edge
                                                                                 dw
c_otg, dwc_otg_pcd, dwc_otg_hcd:usb1
 77:
             76
                                                0
                                                    ARMCTRL-level 85 Edge
                                                                                 3f
804000.i2c
 78:
                          0
                                     0
                                                   ARMCTRL-level 86 Edge
                                                                                 3f
              0
204000.spi
 80:
                          0
                                     0
                                                    ARMCTRL-level
            475
                                                 0
                                                                   88 Edge
                                                                                 mm
c0
 81:
           4272
                          0
                                     0
                                                    ARMCTRL-level
                                                                   89 Edge
                                                                                 ua
rt-pl011
 86:
           9185
                          0
                                     0
                                                    ARMCTRL-level 94 Edge
                                                                                 mm
c1
161:
              0
                          0
                                     0
                                                    bcm2836-timer
                                                                    0 Edge
                                                                                 ar
ch timer
162:
           4677
                      8130
                                  4250
                                             5834
                                                    bcm2836-timer
                                                                     1 Edge
                                                                                 ar
ch timer
165:
              0
                          0
                                     0
                                                    bcm2836-pmu
                                                                  9 Edge
                                                                               arm-
pmu
166:
              1
                          0
                                     0
                                                    pinctrl-bcm2835 23 Level
1-0020
                          0
                                     0
                                                                                 Ρ0
167:
              0
                                                 0 cy8c9520a-irq
                                                                    0 Edge
line0 INT
FIQ:
                  usb fiq
IPI0:
               0
                           0
                                      0
                                                  0 CPU wakeup interrupts
IPI1:
               0
                           0
                                      0
                                                  0 Timer broadcast interrupts
                        8767
IPI2:
            3927
                                   6914
                                               7539
                                                     Rescheduling interrupts
IPI3:
             416
                        1136
                                   1334
                                               1307
                                                     Function call interrupts
                                                  0 CPU stop interrupts
IPI4:
               0
                           0
                                      0
                                    450
                                                933
                                                     IRO work interrupts
IPI5:
            1568
                        2207
IPI6:
               0
                           0
                                      0
                                                     completion interrupts
              0
Err:
/* Connect pin 0 of P0 to GND, then disconnect it from GND. Two interrupts are
fired */
root@raspberrypi:/home# [ 472.674523] the interrupt ISR has been entered
   472.681840] int gpio expand int gpio: interrupt received. key: P0 line0 INT
[ 475.601337] the interrupt ISR has been entered
   475.608693] int gpio expand int gpio: interrupt received. key: P0 line0 INT
/* remove the gpio int module */
root@raspberrypi:/home# rmmod int rpi4 gpio.ko
   521.101163] int_gpio_expand int_gpio: my_remove() function is called.
```

521.110535] int\_gpio\_expand int\_gpio: my\_remove() function is exited.

```
[ 521.117671] cy8c9520a 1-0020: cy8c9520a irg bus lock is called
[ 521.123619] cy8c9520a 1-0020: cy8c9520a irq mask is called
[ 521.129241] cy8c9520a 1-0020: cy8c9520a_irq_bus_sync_unlock is called
[ 521.135811] cy8c9520a 1-0020: cy8c9520a irg bus lock is called
[ 521.141792] cy8c9520a 1-0020: cy8c9520a irq bus sync unlock is called
/* remove the CY8C9520A module */
root@raspberrypi:/home# rmmod CY8C9520A rpi4.ko
[ 561.660986] cy8c9520a 1-0020: cy8c9520a remove() function is called
Reboot the system. Handle GPIO INT in line 0 of PO using a GPIO based interrupt
application
/* load the CY8C9520A module */
root@raspberrypi:/home# insmod CY8C9520A rpi4.ko
    60.763246] CY8C9520A rpi4: loading out-of-tree module taints kernel.
    60.771424] cy8c9520a 1-0020: cy8c9520a probe() function is called
   60.779889] cy8c9520a 1-0020: dev id=0x20
   60.802703] cy8c9520a 1-0020: the cy8c9520a setup is done
   60.808670] cy8c9520a 1-0020: the cy8c9520a irq setup function is entered
   60.821481] cy8c9520a 1-0020: the interrupt state registers are cleared
   60.839226] cy8c9520a 1-0020: the interrupt mask port registers are set
   60.846240] cy8c9520a 1-0020: the interrupt setup is done
/* Launch the gpiomon application */
root@raspberrypi:/home# gpiomon --falling-edge gpiochip3 0
   41.094394] cy8c9520a 1-0020: cy8c9520a gpio direction input is called
   41.106561] cy8c9520a 1-0020: cy8c9520a irq bus lock is called
   41.112557] cy8c9520a 1-0020: cy8c9520a irg bus sync unlock is called
   41.119178] cy8c9520a 1-0020: gpio 0 is unmasked
   41.129427] cy8c9520a 1-0020: the REG INTR MASK value is 254
   41.135203 | cy8c9520a 1-0020: cy8c9520a_irq_bus_lock is called
   41.141220] cy8c9520a 1-0020: cy8c9520a irg set type is called
   41.147147] cy8c9520a 1-0020: cy8c9520a irg unmask is called
   41.152913] cy8c9520a 1-0020: cy8c9520a irq bus sync unlock is called
/* Now connect pin 0 of P0 to GND. An interrupt is fired */
    50.553632] the interrupt ISR has been entered
event: FALLING EDGE offset: 0 timestamp: [1606046305.553936360]
/* Disconnect pin 0 of P0 from GND. An interrupt is fired */
   53.068682] the interrupt ISR has been entered
event: FALLING EDGE offset: 0 timestamp: [1606046308.068990655]
/* Exit application with Ctrl+C */
^C[ 97.196572] cy8c9520a 1-0020: cy8c9520a irq bus lock is called
   97.202658] cy8c9520a 1-0020: cy8c9520a irq mask is called
   97.208274] cy8c9520a 1-0020: cy8c9520a irq bus sync unlock is called
   97.214839] cy8c9520a 1-0020: cy8c9520a irg bus lock is called
   97.220825] cy8c9520a 1-0020: cy8c9520a_irq_bus_sync_unlock is called
```

```
/* Launch now the gpio int application. Connect pin 0 of P0 to GND, then remove it
from GND. Two interrupts are fired */
root@raspberrypi:/home# ./gpio int
   135.605390] cy8c9520a 1-0020: cy8c9520a gpio direction input is called
   135.617339] cy8c9520a 1-0020: cy8c9520a irg bus lock is called
  135.623324] cy8c9520a 1-0020: cy8c9520a irq set type is called
  135.629264] cy8c9520a 1-0020: cy8c9520a irg unmask is called
[ 135.635057] cy8c9520a 1-0020: cy8c9520a irg bus sync unlock is called
[ 146.377464] the interrupt ISR has been entered
  146.384799] cy8c9520a 1-0020: cy8c9520a_gpio_get function is called
  146.391236] cy8c9520a 1-0020: the in_reg address is 0
  146.398250] cy8c9520a 1-0020: cy8c9520a_gpio_get function with 254 value is
returned
irq received.
id: 2, timestamp: 1606046401377764044
[ 149.416517] the interrupt ISR has been entered
[ 149.423884] cy8c9520a 1-0020: cy8c9520a gpio get function is called
[ 149.430313] cy8c9520a 1-0020: the in reg address is 0
  149.437393] cy8c9520a 1-0020: cy8c9520a gpio get function with 255 value is
returned
irg received.
id: 1, timestamp: 1606046404416847616
```

# LAB 7.5: "GPIO-PWM-PINCTRL expander device" module

The Linux CY8C9520A\_pwm\_pinctrl driver, that we will develop in this LAB 7.5 is an extension of the previous CY8C9520A\_rpi4 driver, to which we will add new "pin controller" and "PWM controller" capabilities.

### LAB 7.5 pin controller driver description

As described in Chapter 5 of this book, a pin controller is a peripheral of the processor that can configure pin hardware settings. It may be able to multiplex, bias, set load capacitance, set drive modes (pull up or down, open drain high/low, strong drive fast/slow, or high-impedance input), etc. for individual pins or groups of pins. The pin controller section of this driver will configure several drive modes for the CY8C9520A port's data pins (pull up, pull down and strong drive).

On the software side, the Linux pinctrl framework configures and controls the microprocessor pins. There are two ways to use it:

- A pin (or group of pins) is controlled by a hardware block, then pinctrl will apply the pin configuration given by the device tree by calling specific vendor callback functions. This is the way that we will use in our lab driver.
- A pin needs to be controlled by software (typically a GPIO), then GPIOLib framework will be used to control this pin on top of pinctrl framework. For GPIOs that use pins known to the pinctrl subsystem, that subsystem should be informed of their use; a gpiolib driver's .request() operation may call pinctrl\_request\_gpio(), and a gpiolib driver's .free() operation may call pinctrl\_free\_gpio(). The pinctrl subsystem allows a pinctrl\_request\_gpio() to succeed concurrently with a pin or pingroup being "owned" by a device for pin multiplexing. The gpio and pin controllers are associated with each other through the pinctrl\_add\_gpio\_range() function, which adds a range of GPIOs to be handled by a certain pin controller.

The first step during the development of our driver's pinctrl code is to tell the pinctrl framework which pins the CY8C9520A device provides; that is a simple matter of enumerating their names and associating each with an integer pin number. You will create a pinctrl\_pin\_desc structure with the unique pin numbers from the global pin number space and the name for these pins. You have to use these names when you configure your device tree pin configuration nodes.

```
static const struct pinctrl pin desc cy8c9520a pins[] = {
   PINCTRL_PIN(0, "gpio0"),
   PINCTRL_PIN(1, "gpio1"), PINCTRL_PIN(2, "gpio2"),
   PINCTRL_PIN(3, "gpio3"),
   PINCTRL_PIN(4, "gpio4"),
   PINCTRL_PIN(5, "gpio5"),
   PINCTRL_PIN(6, "gpio6"),
   PINCTRL_PIN(7, "gpio7"),
   PINCTRL_PIN(8, "gpio8"),
   PINCTRL PIN(9, "gpio9"),
   PINCTRL_PIN(10, "gpio10"),
   PINCTRL_PIN(11, "gpio11"),
   PINCTRL_PIN(12, "gpio12"),
PINCTRL_PIN(13, "gpio13"),
   PINCTRL_PIN(14, "gpio14"),
   PINCTRL_PIN(15, "gpio15"),
   PINCTRL_PIN(16, "gpio16"),
   PINCTRL_PIN(17, "gpio17"),
PINCTRL_PIN(18, "gpio18"),
   PINCTRL PIN(19, "gpio19"),
};
```

A pin controller is registered by filling in a struct pinctrl\_desc and registering it to the pinctrl subsystem with the devm\_pinctrl\_register() function. See below the setup of the pintrl\_desc structure, done inside our driver's probe() function.

The pctlops variable points to the custom cygpio\_pinctrl\_ops structure, which contains pointers to several callback functions. The pinconf\_generic\_dt\_node\_to\_map\_pin function will parse our device tree "pin configuration nodes", and creates mapping table entries for them. You will not implement the rest of the callback functions inside the pinctrl\_ops structure.

```
static const struct pinctrl_ops cygpio_pinctrl_ops = {
    .get_groups_count = cygpio_pinctrl_get_groups_count,
    .get_group_name = cygpio_pinctrl_get_group_name,
    .get_group_pins = cygpio_pinctrl_get_group_pins,
#ifdef CONFIG_OF
    .dt_node_to_map = pinconf_generic_dt_node_to_map_pin,
    .dt_free_map = pinconf_generic_dt_free_map,
#endif
};
```


The confops variable points to the custom <code>cygpio\_pinconf\_ops</code> structure, which contains pointers to callback functions that perform pin config operations. You will only implement the <code>cygpio\_pinconf\_set</code> callback function, which sets the drive modes for all the <code>gpios</code> configured in our <code>CY8C9520A</code>'s device tree pin configuration nodes.

```
static const struct pinconf_ops cygpio_pinconf_ops = {
   .pin_config_set = cygpio_pinconf_set,
   .is_generic = true,
};
```

See below the code of the cygpio\_pinconf\_set callback function:

```
struct cy8c9520a *cygpio = pinctrl dev get drvdata(pctldev);
struct i2c client *client = cygpio->client;
enum pin config param param;
u32 arg;
int ret = 0;
int i;
u8 offs = 0;
u8 val = 0;
u8 port = cypress_get_port(pin);
u8 pin offset = cypress get offs(pin, port);
mutex lock(&cygpio->lock);
for (i = 0; i < num_configs; i++) {</pre>
       param = pinconf to_config_param(configs[i]);
       arg = pinconf to config argument(configs[i]);
       switch (param) {
       case PIN_CONFIG_BIAS_PULL_UP:
              offs = 0x0;
               break;
       case PIN CONFIG BIAS PULL DOWN:
               offs = 0x01;
              break;
       case PIN CONFIG DRIVE STRENGTH:
              offs = 0x04;
               break;
       case PIN CONFIG BIAS HIGH IMPEDANCE:
              offs = 0x06;
       default:
               dev_err(&client->dev, "Invalid config param %04x\n", param);
               return -ENOTSUPP;
       }
       /* write to the REG DRIVE registers of the CY8C9520A device */
       i2c smbus write byte data(client, REG PORT SELECT, port);
       i2c smbus read byte data(client, REG DRIVE PULLUP + offs);
       val = (u8)(ret | BIT(pin offset));
       i2c smbus write byte data(client, REG DRIVE PULLUP + offs, val);
}
mutex_unlock(&cygpio->lock);
return ret;
```

In the following image, extracted from the Bootlin "Linux Kernel and Driver Development training" (https://bootlin.com/doc/training/linux-kernel/linux-kernel-slides.pdf), you can see the pinctrl subsystem diagram. The image shows the location of the pinctrl's main files and structures inside the kernel sources, and also the interaction between the pinctrl and GPIO drivers with the Pinctrl subsystem core. You can also see the interaction of the GPIO driver with the GPIO subsystem core and the IRQ subsystem core if the driver has interrupt capabilities, as is the case of our CY8C9520A driver.



Finally, you will add the following lines in bold to the device-tree configuration of our cy8c9520a device:

```
cy8c9520a: cy8c9520a@20 {
    compatible = "cy8c9520a";
    reg = <0x20>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-controller;
    #gpio-cells = <2>;

interrupts = <23 1>;
    interrupt-parent = <&gpio>;
```

```
pinctrl-names = "default";
          pinctrl-0 = <&accel_int_pin &cy8c9520apullups &cy8c9520apulldowns
&cy8c9520adrivestrength>;
          cy8c9520apullups: pinmux1 {
                  pins = "gpio0", "gpio1";
                  bias-pull-up:
          };
          cy8c9520apulldowns: pinmux2 {
                  pins = "gpio2";
                  bias-pull-down;
          };
          /* pwm channel */
          cy8c9520adrivestrength: pinmux3 {
                  pins = "gpio3";
                  drive-strength;
          };
   };
```

The pinctrl-x properties link to a pin configuration for a given state of the device. The pinctrl-names property associates a name to each state. In our driver, we will use only one state, and the name default is used for the pinctrl-names property. The name default is selected by our device driver without having to make a pinctrl function call.

In our DT device node, the pinctrl-0 property list several phandles, each of which points to a pin configuration node. These referenced pin configuration nodes must be child nodes of the pin controller that they configure. The first pin configuration node applies the pull-up configuration to the gpi0 and gpi01 pins (GPort 0, pins 0 and 1 of the CY8C9520A device). The second pin configuration node applies the pull-down configuration to the gpi02 pin (GPort 0, pin 2) and finally the last pin configuration node applies the strong drive configuration to the gpi03 pin (GPort 0, pin 3). These pin configurations will be written to the CY8C9520A registers through the cygpio\_pinconf\_set callback function, which was previously described.

## LAB 7.5 PWM controller driver description

The Linux PWM (Pulse Width Modulation) framework offers an interface that can be used from user space (sysfs) and kernel space (API) and allows to:

- control PWM output(s) such as period, duty cycle and polarity.
- capture a PWM signal and report its period and duty cycle.

This section will explain how to implement a PWM controller driver for our CY8C9520A device. As in other frameworks previously explained, there is a main structure that we have to configure and that will have to be registered to the PWM core. The name of this structure is pwm\_chip and will be filled with a description of the PWM controller, the number of PWM devices provided by the controller, and the chip-specific callback functions, which will support the PWM operations. You can see below the code that configures the pwm\_chip structure inside our driver's probe() function:

```
/* Setup of the pwm_chip controller */
cygpio->pwm_chip.dev = &client->dev;
cygpio->pwm_chip.ops = &cy8c9520a_pwm_ops;
cygpio->pwm_chip.base = PWM_BASE_ID;
cygpio->pwm chip.npwm = NPWM;
```

The npwm variable sets the number of PWM channels. The CY8C9520A device has four PWM channels. The ops variable points to the cy8c9520a\_pwm\_ops structure, which includes pointers to the PWM chip-specific callback functions, that will configure, enable and disable the PWM channels of the CY8C9520A device.

```
/* Declare the PWM callback functions */
static const struct pwm_ops cy8c9520a_pwm_ops = {
    .request = cy8c9520a_pwm_request,
    .config = cy8c9520a_pwm_config,
    .enable = cy8c9520a_pwm_enable,
    .disable = cy8c9520a_pwm_disable,
};
```

The cy8c9520a\_pwm\_config callback function will set up the period and the duty cycle for each PWM channel of the device. The cy8c9520a\_pwm\_enable and cy8c9520a\_pwm\_disable functions will enable/disable each PWM channel of the device. In the listing code of the driver, you can see the full code for these callback functions. These functions can be called from the user space using the sysfs method or from the kernel space (API) using a PWM user kernel driver. You will use the syfs method during the driver's demonstration section.


Finally, you will add the following lines in bold to the device-tree configuration of our cy8c9520a device:

```
cy8c9520a: cy8c9520a@20 {
    compatible = "cy8c9520a";
    reg = <0x20>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-controller;
    #gpio-cells = <2>;
```

```
interrupts = <23 1>;
           interrupt-parent = <&gpio>;
           #pwm-cells = \langle 2 \rangle;
           pwm0 = <20>; // pwm not supported
           pwm1 = (3);
           pwm2 = <20>; // pwm not supported
           pwm3 = \langle 2 \rangle;
           pinctrl-names = "default";
           pinctrl-0 = <&accel int pin &cy8c9520apullups &cy8c9520apulldowns</pre>
&cy8c9520adrivestrength>;
           cy8c9520apullups: pinmux1 {
                   pins = "gpio0", "gpio1";
                   bias-pull-up;
           };
           cy8c9520apulldowns: pinmux2 {
                   pins = "gpio2";
                   bias-pull-down;
           };
           /* pwm channel */
           cy8c9520adrivestrength: pinmux3 {
                   pins = "gpio3";
                   drive-strength;
           };
   };
```

The pwmX property will select the pin of the CY8C9520A device that will be configured as a PWM channel. You will select a pin for every PWM channel (PWM0 to PWM3) of the device. In the following image extracted from the data-sheet of the CY8C9520A device, you can see which PWM channel is associated to each port pin of the device. In our device tree, we will set the pwm1 channel to the Bit 3 (gpio3) of the GPort0 and the pwm3 channel to the bit 2 (gpio2) of the GPort0. If a PWM channel is not used, you will set its pwmX property to 20. This configuration is just an example, you can of course add your own configuration.

Figure 2. CY8C9520A 28-Pin Device



You will recover the values of the pwmX properties using the device\_property\_read\_u32() function inside the probe() function.

See in the next **Listing 7-7** the complete "GPIO-PWM-PINCTRL expander device" driver source code for the Raspberry Pi 3 Model B processor. You can see in bold the lines that have been added to the "GPIO child device" driver.

**Note**: The "GPIO-PWM-PINCTRL expander device" driver source code developed for the Raspberry Pi 3 Model B board is included in the linux\_5.4\_rpi3\_drivers.zip file under the linux\_5.4\_CY8C9520A\_pwm\_pinctrl folder, and can be downloaded from the GitHub repository at https://github.com/ALIBERA/linux\_book\_2nd\_edition

## Listing 7-7: CY8C9520A\_pwm\_pinctrl.c

```
#include <linux/i2c.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/gpio/driver.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pwm.h>
#include <linux/slab.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/pinctrl/pinconf.h>
#include <linux/pinctrl/pinconf-generic.h>
                                 "cy8c9520a"
#define DRV NAME
/* cy8c9520a settings */
#define NGPIO
                                        20
#define DEVID CY8C9520A
                                        0x20
#define NPORTS
                                        3
#define NPWM
                                        4
#define PWM_MAX_PERIOD
                                        0xff
#define PWM_BASE_ID
                                        0
#define PWM_CLK
                                        0x00
                                        31250 /* 32kHz */
#define PWM_TCLK_NS
#define PWM_UNUSED
                                        20
/* Register offset */
#define REG INPUT PORT0
                                        0x00
#define REG OUTPUT PORT0
                                        0x08
#define REG INTR STAT PORTO
                                        0x10
#define REG PORT SELECT
                                        0x18
#define REG INTR MASK
                                        0x19
#define REG PIN DIR
                                        0x1c
#define REG_DRIVE_PULLUP
                                        0x1d
#define REG DRIVE PULLDOWN
                                        0x1e
#define REG_DEVID_STAT
                                        0x2e
/* Register PWM */
#define REG_SELECT_PWM
                                        0x1a
#define REG_PWM_SELECT
                                        0x28
#define REG_PWM_CLK
                                        0x29
#define REG_PWM_PERIOD
                                        0x2a
#define REG_PWM_PULSE_W
                                        0x2b
/* definition of the global structure for the driver */
struct cy8c9520a {
   struct i2c client
                         *client;
```

```
struct gpio_chip
                         gpio_chip;
   struct pwm_chip
                         pwm_chip;
   struct gpio desc
                          *gpio;
   int
                          irq;
   struct mutex
                         lock;
   /* protect serialized access to the interrupt controller bus */
   struct mutex
                          irq lock;
   /* cached output registers */
   u8
                         outreg cache[NPORTS];
   /* cached IRQ mask */
   u8
                          irq mask cache[NPORTS];
   /* IRQ mask to be applied */
   u8
                         irq_mask[NPORTS];
   int
                         pwm_number[NPWM];
   struct pinctrl_dev
                          *pctldev;
   struct pinctrl_desc
                         pinctrl_desc;
};
/* Per-port GPIO offset */
static const u8 cy8c9520a port offs[] = {
   0,
   8,
   16,
};
static const struct pinctrl pin desc cy8c9520a pins[] = {
   PINCTRL PIN(0, "gpio0"),
   PINCTRL_PIN(1, "gpio1"),
   PINCTRL_PIN(2, "gpio2"),
   PINCTRL_PIN(3, "gpio3"),
   PINCTRL_PIN(4, "gpio4"),
   PINCTRL_PIN(5, "gpio5"),
   PINCTRL_PIN(6, "gpio6"),
   PINCTRL_PIN(7, "gpio7"),
   PINCTRL_PIN(8, "gpio8"),
   PINCTRL_PIN(9, "gpio9"),
   PINCTRL_PIN(10, "gpio10"),
   PINCTRL_PIN(11, "gpio11"),
   PINCTRL_PIN(12, "gpio12"),
   PINCTRL_PIN(13, "gpio13"),
   PINCTRL_PIN(14, "gpio14"),
   PINCTRL PIN(15, "gpio15"),
   PINCTRL_PIN(16, "gpio16"),
   PINCTRL_PIN(17, "gpio17"),
   PINCTRL_PIN(18, "gpio18"),
   PINCTRL_PIN(19, "gpio19"),
};
```

```
/* return the port of the gpio */
static inline u8 cypress get port(unsigned int gpio)
   u8 i = 0:
   for (i = 0; i < sizeof(cy8c9520a_port_offs) - 1; i ++) {
          if (! (gpio / cy8c9520a_port_offs[i + 1]))
                  break:
   return i;
}
/* get the gpio offset inside its respective port */
static inline u8 cypress_get_offs(unsigned gpio, u8 port)
   return gpio - cy8c9520a port offs[port];
}
static int cygpio_pinctrl_get_groups_count(struct pinctrl_dev *pctldev)
   return 0;
}
static const char *cygpio_pinctrl_get_group_name(struct pinctrl_dev *pctldev,
                                                 unsigned int group)
{
   return NULL;
}
static int cygpio_pinctrl_get_group_pins(struct pinctrl_dev *pctldev,
                                         unsigned int group,
                                         const unsigned int **pins,
                                         unsigned int *num_pins)
{
   return -ENOTSUPP;
}
 * global pin control operations, to be implemented by
 * pin controller drivers
 * pinconf_generic_dt_node_to_map_pin function
 * will parse a device tree "pin configuration node", and create
 * mapping table entries for it
 */
static const struct pinctrl ops cygpio pinctrl ops = {
   .get_groups_count = cygpio_pinctrl_get_groups_count,
   .get_group_name = cygpio_pinctrl_get_group_name,
   .get_group_pins = cygpio_pinctrl_get_group_pins,
```

```
#ifdef CONFIG_OF
   .dt_node_to_map = pinconf_generic_dt_node_to_map_pin,
   .dt_free_map = pinconf_generic_dt_free_map,
#endif
};
/* Configure the Drive Mode Register Settings */
static int cygpio pinconf set(struct pinctrl dev *pctldev, unsigned int pin,
                             unsigned long *configs, unsigned int num configs)
{
   struct cy8c9520a *cygpio = pinctrl dev get drvdata(pctldev);
   struct i2c client *client = cygpio->client;
   enum pin_config_param param;
   u32 arg;
   int ret = 0;
   int i;
   u8 offs = 0;
   u8 val = 0;
   u8 port = cypress_get_port(pin);
   u8 pin_offset = cypress_get_offs(pin, port);
   dev_err(&client->dev, "cygpio_pinconf_set function is called\n");
   mutex_lock(&cygpio->lock);
   for (i = 0; i < num configs; i++) {
          param = pinconf to config param(configs[i]);
          arg = pinconf to config argument(configs[i]);
          switch (param) {
          case PIN CONFIG BIAS PULL UP:
                  offs = 0x0;
                  dev_info(&client->dev,
                          "The pin %d drive mode is PIN_CONFIG_BIAS_PULL_UP\n",
                  break;
          case PIN_CONFIG_BIAS_PULL_DOWN:
                 offs = 0x01;
                  dev info(&client->dev,
                          "The pin %d drive mode is PIN_CONFIG_BIAS_PULL_DOWN\n",
                          pin);
                  break;
          case PIN CONFIG DRIVE STRENGTH:
                  offs = 0x04;
                  dev info(&client->dev,
                          "The pin %d drive mode is PIN_CONFIG_DRIVE_STRENGTH\n",
                  break;
```

```
case PIN_CONFIG_BIAS_HIGH_IMPEDANCE:
                  offs = 0x06;
                  dev info(&client->dev,
                         "The pin %d drive mode is
PIN_CONFIG_BIAS_HIGH_IMPEDANCE\n", pin);
                  break:
          default:
                  dev err(&client->dev, "Invalid config param %04x\n", param);
                  return -ENOTSUPP;
          }
          ret = i2c smbus write byte data(client, REG PORT SELECT, port);
          if (ret < 0) {
                  dev_err(&client->dev, "can't select port %u\n", port);
                  goto end;
          }
          ret = i2c_smbus_read_byte_data(client, REG_DRIVE_PULLUP + offs);
          if (ret < 0) {
                  dev_err(&client->dev, "can't read pin direction\n");
                  goto end;
          }
          val = (u8)(ret | BIT(pin_offset));
          ret = i2c smbus write byte data(client, REG DRIVE PULLUP + offs, val);
          if (ret < 0) {
                  dev err(&client->dev, "can't set drive mode port %u\n", port);
                  goto end;
          }
   }
end:
   mutex_unlock(&cygpio->lock);
   return ret;
}
 * pin config operations, to be implemented by
* pin configuration capable drivers
 * pin_config_set: configure an individual pin
 */
static const struct pinconf ops cygpio pinconf ops = {
   .pin_config_set = cygpio_pinconf_set,
   .is_generic = true,
};
```

```
/*
 * struct gpio chip get callback function.
* It gets the input value of the GPIO line (0=low, 1=high)
 * accessing to the REG INPUT PORT register
 */
static int cy8c9520a gpio get(struct gpio chip *chip,
                              unsigned int gpio)
{
   int ret;
   u8 port, in reg;
   struct cy8c9520a *cygpio = gpiochip_get_data(chip);
   dev info(chip->parent, "cy8c9520a gpio get function is called\n");
   /* get the input port address address (in reg) for the GPIO */
   port = cypress_get_port(gpio);
   in reg = REG INPUT PORT0 + port;
   dev info(chip->parent, "the in reg address is %u\n", in reg);
   mutex lock(&cygpio->lock);
   ret = i2c smbus read byte data(cygpio->client, in reg);
   if (ret < 0) {
          dev err(chip->parent, "can't read input port %u\n", in reg);
   }
   dev_info(chip->parent,
           "cy8c9520a_gpio_get function with %d value is returned\n",
           ret);
   mutex_unlock(&cygpio->lock);
    * check the status of the GPIO in its input port register
    * and return it. If expression is not 0 returns 1
   return !!(ret & BIT(cypress get offs(gpio, port)));
}
 * struct gpio chip set callback function.
* It sets the output value of the GPIO line in
 * GPIO ACTIVE HIGH mode (0=low, 1=high)
 * writing to the REG OUTPUT PORT register
 */
```

```
static void cy8c9520a gpio set(struct gpio chip *chip,
                               unsigned int gpio, int val)
{
   int ret;
   u8 port, out reg;
   struct cy8c9520a *cygpio = gpiochip_get_data(chip);
   dev info(chip->parent,
            "cy8c9520a gpio set value func with %d value is called\n",
   /* get the output port address address (out reg) for the GPIO */
   port = cypress_get_port(gpio);
   out_reg = REG_OUTPUT_PORT0 + port;
   mutex lock(&cygpio->lock);
   /*
    * if val is 1, gpio output level is high
    * if val is 0, gpio output level is low
    * the output registers were previously cached in cy8c9520a setup()
   if (val) {
          cygpio->outreg cache[port] |= BIT(cypress get offs(gpio, port));
   } else {
          cygpio->outreg cache[port] &= ~BIT(cypress get offs(gpio, port));
   ret = i2c_smbus_write_byte_data(cygpio->client, out_reg,
                                    cygpio->outreg_cache[port]);
   if (ret < 0) {
          dev_err(chip->parent, "can't write output port %u\n", port);
   }
   mutex_unlock(&cygpio->lock);
}
 * struct gpio chip direction_output callback function.
* It configures the GPIO as an output writing to
* the REG PIN DIR register of the selected port
static int cy8c9520a gpio direction output(struct gpio chip *chip,
                                           unsigned int gpio, int val)
{
   int ret;
   u8 pins, port;
```

```
struct cy8c9520a *cygpio = gpiochip get data(chip);
   /* gets the port number of the gpio */
   port = cypress get port(gpio);
   dev_info(chip->parent, "cy8c9520a_gpio_direction output is called\n");
   mutex lock(&cygpio->lock);
   /* select the port where we want to config the GPIO as output */
   ret = i2c smbus write byte data(cygpio->client, REG PORT SELECT, port);
   if (ret < 0) {
          dev_err(chip->parent, "can't select port %u\n", port);
          goto err;
   }
   ret = i2c_smbus_read_byte_data(cygpio->client, REG_PIN_DIR);
   if (ret < 0) {
          dev_err(chip->parent, "can't read pin direction\n");
          goto err;
   }
   /* simply transform int to u8 */
   pins = (u8)ret & 0xff;
   /* add the direction of the new pin. Set 1 if input and set 0 is output */
   pins &= ~BIT(cypress get offs(gpio, port));
   ret = i2c smbus write byte data(cygpio->client, REG PIN DIR, pins);
   if (ret < 0) {
          dev_err(chip->parent, "can't write pin direction\n");
   }
err:
   mutex unlock(&cygpio->lock);
   cy8c9520a gpio set(chip, gpio, val);
   return ret;
/*
 * struct gpio chip direction input callback function.
* It configures the GPIO as an input writing to
 * the REG PIN_DIR register of the selected port
static int cy8c9520a gpio direction input(struct gpio chip *chip,
                                          unsigned int gpio)
   int ret;
```

}

```
u8 pins, port;
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   /* gets the port number of the gpio */
   port = cypress_get_port(gpio);
   dev info(chip->parent, "cy8c9520a gpio direction input is called\n");
   mutex lock(&cygpio->lock);
   /* select the port where we want to config the GPIO as input */
   ret = i2c_smbus_write_byte_data(cygpio->client, REG_PORT_SELECT, port);
   if (ret < 0) {
          dev err(chip->parent, "can't select port %u\n", port);
          goto err;
   }
   ret = i2c smbus read byte data(cygpio->client, REG PIN DIR);
   if (ret < 0) {
          dev err(chip->parent, "can't read pin direction\n");
          goto err;
   }
   /* simply transform int to u8 */
   pins = (u8)ret & 0xff;
    * add the direction of the new pin.
    * Set 1 if input (out == 0) and set 0 is ouput (out == 1)
    */
   pins |= BIT(cypress_get_offs(gpio, port));
   ret = i2c_smbus_write_byte_data(cygpio->client, REG_PIN_DIR, pins);
   if (ret < 0) {
          dev err(chip->parent, "can't write pin direction\n");
          goto err;
   }
err:
   mutex_unlock(&cygpio->lock);
   return ret;
/* function to lock access to slow bus (i2c) chips */
static void cy8c9520a_irq_bus_lock(struct irq_data *d)
   struct gpio_chip *chip = irq_data_get_irq_chip_data(d);
```

}

```
struct cy8c9520a *cygpio = gpiochip get data(chip);
   dev info(chip->parent, "cy8c9520a irq bus lock is called\n");
   mutex lock(&cygpio->irq lock);
}
/*
 * function to sync and unlock slow bus (i2c) chips
 * REG INTR MASK register is accessed via I2C
 * write 0 to the interrupt mask register line to
 * activate the interrupt on the GPIO
 */
static void cy8c9520a irq bus sync unlock(struct irq data *d)
   struct gpio_chip *chip = irq_data_get_irq_chip_data(d);
   struct cy8c9520a *cygpio = gpiochip get data(chip);
   int ret, i;
   unsigned int gpio;
   u8 port;
   dev info(chip->parent, "cy8c9520a irq bus sync unlock is called\n");
   gpio = d->hwirq;
   port = cypress get port(gpio);
   /* irq mask cache stores the last value of irq mask for each port */
   for (i = 0; i < NPORTS; i++) {
          /*
           * check if some of the bits have changed from the last cached value
           * irg mask registers were initialized in cy8c9520a irg setup()
           */
          if (cygpio->irq mask cache[i] ^ cygpio->irq mask[i]) {
                 dev info(chip->parent, "gpio %u is unmasked\n", gpio);
                  cygpio->irq mask_cache[i] = cygpio->irq_mask[i];
                  ret = i2c smbus_write_byte_data(cygpio->client,
                                                  REG PORT SELECT, i);
                  if (ret < 0) {
                         dev err(chip->parent, "can't select port %u\n", port);
                         goto err;
                  }
                  /* enable the interrupt for the GPIO unmasked */
                  ret = i2c smbus write byte data(cygpio->client, REG INTR MASK,
                                                  cygpio->irq mask[i]);
                  if (ret < 0) {
                         dev_err(chip->parent,
                                "can't write int mask on port %u\n", port);
                         goto err;
                  }
                  ret = i2c_smbus_read_byte_data(cygpio->client, REG_INTR_MASK);
```

```
dev_info(chip->parent, "the REG_INTR_MASK value is %d\n", ret);
          }
   }
err:
   mutex unlock(&cygpio->irq lock);
}
/*
* mask (disable) the GPIO interrupt.
* In the initial setup all the int lines are masked
*/
static void cy8c9520a_irq_mask(struct irq_data *d)
   u8 port;
   struct gpio_chip *chip = irq_data_get_irq_chip_data(d);
   struct cy8c9520a *cygpio = gpiochip_get_data(chip);
   unsigned gpio = d->hwirq;
   port = cypress get port(gpio);
   dev info(chip->parent, "cy8c9520a irq mask is called\n");
   cygpio->irq mask[port] |= BIT(cypress get offs(gpio, port));
}
* unmask (enable) the GPIO interrupt.
* In the initial setup all the int lines are masked
static void cy8c9520a_irq_unmask(struct irq_data *d)
{
   u8 port;
   struct gpio chip *chip = irq data get irq chip data(d);
   struct cy8c9520a *cygpio = gpiochip_get_data(chip);
   unsigned gpio = d->hwirq;
   port = cypress get port(gpio);
   dev info(chip->parent, "cy8c9520a irq unmask is called\n");
   cygpio->irq mask[port] &= ~BIT(cypress get offs(gpio, port));
}
/* set the flow type (IRQ_TYPE_LEVEL/etc.) of the IRQ */
static int cy8c9520a_irq_set_type(struct irq_data *d, unsigned int type)
{
   int ret = 0;
   struct gpio_chip *chip = irq_data_get_irq_chip_data(d);
   struct cy8c9520a *cygpio = gpiochip_get_data(chip);
```

```
dev_info(chip->parent, "cy8c9520a_irq_set_type is called\n");
   if ((type != IRQ TYPE EDGE BOTH) && (type != IRQ TYPE EDGE FALLING)) {
          dev err(&cygpio->client->dev,
                  "irq %d: unsupported type %d\n",
                  d->irq, type);
          ret = -EINVAL:
          goto err;
   }
err:
   return ret;
/* Iinitialization of the irg chip structure with callback functions */
static struct irq chip cy8c9520a irq chip = {
   .name
                        = "cy8c9520a-irq",
   .irq mask
                        = cy8c9520a irq mask,
   .irq unmask
                        = cy8c9520a irq unmask,
   .irq bus lock
                       = cy8c9520a irq bus lock,
   .irq bus sync unlock = cy8c9520a irq bus sync unlock,
   .irq set type
                     = cy8c9520a irq set type,
};
/*
* interrupt handler for the cy8c9520a. It is called when
 * there is a rising or falling edge in the unmasked GPIO
 */
static irgreturn t cy8c9520a irg handler(int irg, void *devid)
   struct cy8c9520a *cygpio = devid;
   u8 stat[NPORTS], pending;
   unsigned port, gpio, gpio irq;
   int ret;
   pr info ("the interrupt ISR has been entered\n");
    * store in stat and clear (to enable ints)
   * the three interrupt status registers by reading them
    */
   ret = i2c smbus read i2c block data(cygpio->client,
                                       REG INTR STAT PORTO,
                                       NPORTS, stat);
   if (ret < 0) {
          memset(stat, 0, sizeof(stat));
   }
```

```
ret = IRQ NONE;
   for (port = 0; port < NPORTS; port ++) {</pre>
          mutex lock(&cygpio->irq lock);
          /*
           * In every port check the GPIOs that have their int unmasked
           * and whose bits have been enabled in their REG INTR STAT PORT
           * register due to an interrupt in the GPIO, and store the new
           * value in the pending register
           */
          pending = stat[port] & (~cygpio->irq mask[port]);
          mutex_unlock(&cygpio->irq_lock);
          /* Launch the ISRs of all the gpios that requested an interrupt */
          while (pending) {
                  ret = IRQ HANDLED;
                  /* get the first gpio that has got an int */
                  gpio = __ffs(pending);
                  /* clears the gpio in the pending register */
                  pending &= ~BIT(gpio);
                  /* gets the int number associated to this gpio */
                  gpio irq = cy8c9520a port offs[port] + gpio;
                  /* launch the ISR of the GPIO child driver */
                  handle nested irq(irq find mapping(cygpio->gpio chip.irq.domain,
                                           gpio irq));
          }
   }
   return ret;
}
 * select the period and the duty cycle of the PWM signal (in nanoseconds)
* echo 100000 > pwm1/period
 * echo 50000 > pwm1/duty cycle
static int cy8c9520a_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
                                int duty ns, int period ns)
{
   int ret;
   int period = 0, duty = 0;
   struct cy8c9520a *cygpio =
```

```
container_of(chip, struct cy8c9520a, pwm_chip);
   struct i2c_client *client = cygpio->client;
   dev_info(&client->dev, "cy8c9520a_pwm_config is called\n");
   if (pwm->pwm > NPWM) {
          return -EINVAL;
   }
   period = period ns / PWM TCLK NS;
   duty = duty ns / PWM TCLK NS;
   /*
    * Check period's upper bound. Note the duty cycle is already sanity
    * checked by the PWM framework.
    */
   if (period > PWM_MAX_PERIOD) {
          dev_err(&client->dev, "period must be within [0-%d]ns\n",
                   PWM MAX_PERIOD * PWM_TCLK_NS);
          return -EINVAL;
   }
   mutex lock(&cygpio->lock);
   /*
    * select the pwm number (from 0 to 3)
    * to set the period and the duty for the enabled pwm pins
    */
   ret = i2c smbus write byte data(client, REG PWM SELECT, (u8)pwm->pwm);
   if (ret < 0) {
          dev err(&client->dev, "can't write to REG PWM SELECT\n");
          goto end;
   }
   ret = i2c_smbus_write_byte_data(client, REG_PWM_PERIOD, (u8)period);
   if (ret < 0) {
          dev_err(&client->dev, "can't write to REG_PWM_PERIOD\n");
          goto end;
   }
   ret = i2c_smbus_write_byte_data(client, REG_PWM_PULSE_W, (u8)duty);
   if (ret < 0) {
          dev_err(&client->dev, "can't write to REG_PWM_PULSE_W\n");
          goto end;
   }
end:
   mutex_unlock(&cygpio->lock);
```

```
return ret;
}
 * Enable the PWM signal
* echo 1 > pwm1/enable
static int cy8c9520a pwm enable(struct pwm chip *chip, struct pwm device *pwm)
   int ret, gpio, port, pin;
   u8 out reg, val;
   struct cy8c9520a *cygpio =
       container_of(chip, struct cy8c9520a, pwm_chip);
   struct i2c_client *client = cygpio->client;
   dev_info(&client->dev, "cy8c9520a_pwm_enable is called\n");
   if (pwm->pwm > NPWM) {
          return -EINVAL;
   }
    * get the pin configured as pwm in the device tree
    * for this pwm port (pwm device)
   gpio = cygpio->pwm number[pwm->pwm];
   port = cypress get port(gpio);
   pin = cypress_get_offs(gpio, port);
   out_reg = REG_OUTPUT_PORT0 + port;
    * Set pin as output driving high and select the port
    * where the pwm will be set
    */
   ret = cy8c9520a_gpio_direction_output(&cygpio->gpio_chip, gpio, 1);
   if (val < 0) {
          dev_err(&client->dev, "can't set pwm%u as output\n", pwm->pwm);
          return ret;
   }
   mutex lock(&cygpio->lock);
   /* Enable PWM pin in the selected port */
   val = i2c_smbus_read_byte_data(client, REG_SELECT_PWM);
   if (val < 0) {
          dev_err(&client->dev, "can't read REG_SELECT_PWM\n");
```

```
ret = val;
          goto end;
   }
   val |= BIT((u8)pin);
   ret = i2c_smbus_write_byte_data(client, REG_SELECT_PWM, val);
   if (ret < 0) {
          dev err(&client->dev, "can't write to SELECT PWM\n");
          goto end;
   }
end:
   mutex unlock(&cygpio->lock);
   return ret;
}
 * Disable the PWM signal
* echo 0 > pwm1/enable
*/
static void cy8c9520a_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)
   int ret, gpio, port, pin;
   u8 val;
   struct cy8c9520a *cygpio =
       container of(chip, struct cy8c9520a, pwm chip);
   struct i2c client *client = cygpio->client;
   dev_info(&client->dev, "cy8c9520a_pwm_disable is called\n");
   if (pwm->pwm > NPWM) {
          return;
   }
   gpio = cygpio->pwm_number[pwm->pwm];
   if (PWM_UNUSED == gpio) {
          dev_err(&client->dev, "pwm%d is unused\n", pwm->pwm);
          return;
   }
   port = cypress_get_port(gpio);
   pin = cypress_get_offs(gpio, port);
   mutex lock(&cygpio->lock);
   /* Disable PWM */
   val = i2c_smbus_read_byte_data(client, REG_SELECT_PWM);
```

```
if (val < 0) {
          dev_err(&client->dev, "can't read REG_SELECT_PWM\n");
          goto end;
   }
   val &= ~BIT((u8)pin);
   ret = i2c_smbus_write_byte_data(client, REG_SELECT_PWM, val);
          dev err(&client->dev, "can't write to SELECT PWM\n");
   }
end:
   mutex unlock(&cygpio->lock);
   return;
}
 * Request the PWM device
* echo 0 > export
*/
static int cy8c9520a_pwm_request(struct pwm_chip *chip, struct pwm_device *pwm)
   int gpio = 0;
   struct cy8c9520a *cygpio =
       container of(chip, struct cy8c9520a, pwm chip);
   struct i2c client *client = cygpio->client;
   dev info(&client->dev, "cy8c9520a pwm request is called\n");
   if (pwm->pwm > NPWM) {
          return -EINVAL;
   }
   gpio = cygpio->pwm_number[pwm->pwm];
   if (PWM_UNUSED == gpio) {
          dev_err(&client->dev, "pwm%d unavailable\n", pwm->pwm);
          return -EINVAL;
   }
   return 0;
}
/* Declare the PWM callback functions */
static const struct pwm ops cy8c9520a pwm ops = {
   .request = cy8c9520a pwm request,
   .config = cy8c9520a_pwm_config,
   .enable = cy8c9520a pwm enable,
   .disable = cy8c9520a_pwm_disable,
```

```
};
/* Initial setup for the cy8c9520a */
static int cy8c9520a setup(struct cy8c9520a *cygpio)
   int ret, i;
   struct i2c_client *client = cygpio->client;
   /* Disable PWM, set all GPIOs as input. */
   for (i = 0; i < NPORTS; i ++) {
          ret = i2c smbus write byte data(client, REG PORT SELECT, i);
          if (ret < 0) {
                  dev_err(&client->dev, "can't select port %u\n", i);
                  goto end;
          }
          ret = i2c_smbus_write_byte_data(client, REG_SELECT_PWM, 0x00);
          if (ret < 0) {
                  dev err(&client->dev, "can't write to SELECT PWM\n");
                  goto end;
          }
          ret = i2c smbus write byte data(client, REG PIN DIR, 0xff);
          if (ret < 0) {
                  dev err(&client->dev, "can't write to PIN DIR\n");
                  goto end;
          }
   }
   /* Cache the output registers (Output Port 0, Output Port 1, Output Port 2) */
   ret = i2c_smbus_read_i2c_block_data(client, REG_OUTPUT_PORT0,
                                       sizeof(cygpio->outreg_cache),
                                       cygpio->outreg cache);
   if (ret < 0) {
          dev_err(&client->dev, "can't cache output registers\n");
          goto end;
   }
   /* Set default PWM clock source. */
   for (i = 0; i < NPWM; i ++) {
          ret = i2c_smbus_write_byte_data(client, REG_PWM_SELECT, i);
          if (ret < 0) {
                  dev err(&client->dev, "can't select pwm %u\n", i);
                  goto end;
          }
          ret = i2c_smbus_write_byte_data(client, REG_PWM_CLK, PWM_CLK);
          if (ret < 0) {
```

```
dev_err(&client->dev, "can't write to REG_PWM_CLK\n");
                  goto end;
          }
   }
   dev_info(&client->dev, "the cy8c9520a_setup is done\n");
end:
   return ret;
}
/* Interrupt setup for the cy8c9520a */
static int cy8c9520a_irq_setup(struct cy8c9520a *cygpio)
   struct i2c client *client = cygpio->client;
   struct gpio chip *chip = &cygpio->gpio chip;
   u8 dummy[NPORTS];
   int ret, i;
   mutex init(&cygpio->irq lock);
   dev info(&client->dev, "the cy8c9520a irq setup function is entered\n");
    * Clear interrupt state registers by reading the three registers
    * Interrupt Status Port0, Interrupt Status Port1, Interrupt Status Port2,
    * and store the values in a dummy array
    */
   ret = i2c smbus read i2c block data(client, REG INTR STAT PORTO,
                                       NPORTS, dummy);
   if (ret < 0) {
          dev err(&client->dev, "couldn't clear int status\n");
          goto err;
   }
   dev info(&client->dev, "the interrupt state registers are cleared\n");
    * Initialise Interrupt Mask Port Register (19h) for each port
    * Disable the activation of the INT lines. Each 1 in this
    * register masks (disables) the int from the corresponding GPIO
   memset(cygpio->irq_mask_cache, 0xff, sizeof(cygpio->irq_mask_cache));
   memset(cygpio->irq mask, 0xff, sizeof(cygpio->irq mask));
   /* Disable interrupts in all the gpio lines */
   for (i = 0; i < NPORTS; i++) {
          ret = i2c_smbus_write_byte_data(client, REG_PORT_SELECT, i);
```

```
if (ret < 0) {
              dev err(&client->dev, "can't select port %u\n", i);
              goto err;
       }
       ret = i2c_smbus_write_byte_data(client, REG_INTR_MASK,
                                     cygpio->irq mask[i]);
       if (ret < 0) {
              dev err(&client->dev,
                      "can't write int mask on port %u\n", i);
              goto err;
       }
}
dev info(&client->dev, "the interrupt mask port registers are set\n");
/* add a nested irqchip to the gpiochip */
ret = gpiochip_irqchip_add_nested(chip,
                                  &cy8c9520a irq chip,
                                  handle simple irq,
                                  IRQ TYPE NONE);
if (ret) {
       dev err(&client->dev,
              "could not connect irachip to gpiochip\n");
       return ret;
}
* Request interrupt on a GPIO pin of the external processor
* this processor pin is connected to the INT pin of the cy8c9520a
ret = devm_request_threaded_irq(&client->dev, client->irq, NULL,
                               cy8c9520a irq handler,
                               IRQF_ONESHOT | IRQF_TRIGGER_HIGH,
                               dev name(&client->dev), cygpio);
if (ret) {
       dev_err(&client->dev, "failed to request irq %d\n", cygpio->irq);
              return ret;
}
/*
* set up a nested irg handler for a gpio chip from a parent IRQ
* you can now request interrupts from GPIO child drivers nested
 * to the cy8c9520a driver
 */
gpiochip_set_nested_irqchip(chip,
                           &cy8c9520a_irq_chip,
```

```
cygpio->irq);
   dev_info(&client->dev, "the interrupt setup is done\n");
   return 0;
err:
   mutex_destroy(&cygpio->irq_lock);
   return ret;
}
 * Initialize the cy8c9520a gpio controller (struct gpio chip)
* and register it to the kernel
static int cy8c9520a gpio init(struct cy8c9520a *cygpio)
   struct gpio_chip *gpiochip = &cygpio->gpio_chip;
   int err;
   gpiochip->label = cygpio->client->name;
   gpiochip->base = -1;
   gpiochip->ngpio = NGPIO;
   gpiochip->parent = &cygpio->client->dev;
   gpiochip->of node = gpiochip->parent->of node;
   gpiochip->can sleep = true;
   gpiochip->direction_input = cy8c9520a_gpio_direction_input;
   gpiochip->direction output = cy8c9520a gpio direction output;
   gpiochip->get = cy8c9520a gpio get;
   gpiochip->set = cy8c9520a gpio set;
   gpiochip->owner = THIS_MODULE;
   /* register a gpio_chip */
   err = devm_gpiochip_add_data(gpiochip->parent, gpiochip, cygpio);
   if (err)
          return err;
   return 0;
}
static int cy8c9520a probe(struct i2c client *client,
                           const struct i2c device id *id)
{
   struct cy8c9520a *cygpio;
   int ret = 0;
   int i;
   unsigned int dev id, tmp;
   static const char * const name[] = { "pwm0", "pwm1", "pwm2", "pwm3" };
   dev_info(&client->dev, "cy8c9520a_probe() function is called\n");
```

```
if (!i2c_check_functionality(client->adapter,
                             I2C FUNC SMBUS I2C BLOCK |
                             I2C FUNC SMBUS BYTE DATA)) {
       dev err(&client->dev, "SMBUS Byte/Block unsupported\n");
       return -EIO;
}
/* allocate global private structure for a new device */
cygpio = devm kzalloc(&client->dev, sizeof(*cygpio), GFP KERNEL);
if (!cygpio) {
       dev err(&client->dev, "failed to alloc memory\n");
       return -ENOMEM;
}
cygpio->client = client;
mutex_init(&cygpio->lock);
/* Whoami */
dev id = i2c smbus read byte data(client, REG DEVID STAT);
if (dev id < 0) {
       dev err(&client->dev, "can't read device ID\n");
       ret = dev id;
       goto err;
dev info(&client->dev, "dev id=0x%x\n", dev id & 0xff);
/* parse the DT to get the pwm-pin mapping */
for (i = 0; i < NPWM; i++) {
       ret = device_property_read_u32(&client->dev, name[i], &tmp);
       if (!ret)
              cygpio->pwm_number[i] = tmp;
       else
              goto err;
};
/* Initial setup for the cy8c9520a */
ret = cy8c9520a setup(cygpio);
if (ret < 0) {
       goto err;
}
dev info(&client->dev, "the initial setup for the cy8c9520a is done\n");
/* Initialize the cy8c9520a gpio controller */
ret = cy8c9520a_gpio_init(cygpio);
if (ret) {
```

```
goto err;
}
dev info(&client->dev, "the setup for the cy8c9520a gpio controller done\n");
/* Interrupt setup for the cy8c9520a */
ret = cy8c9520a irq setup(cygpio);
if (ret) {
       goto err;
dev info(&client->dev, "the interrupt setup for the cy8c9520a is done\n");
/* Setup of the pwm_chip controller */
cygpio->pwm_chip.dev = &client->dev;
cygpio->pwm_chip.ops = &cy8c9520a_pwm_ops;
cygpio->pwm_chip.base = PWM_BASE_ID;
cygpio->pwm_chip.npwm = NPWM;
ret = pwmchip_add(&cygpio->pwm_chip);
if (ret) {
       dev_err(&client->dev, "pwmchip_add failed %d\n", ret);
       goto err;
}
dev info(&client->dev,
        "the setup for the cy8c9520a pwm chip controller is done\n");
/* Setup of the pinctrl descriptor */
cygpio->pinctrl_desc.name = "cy8c9520a-pinctrl";
cygpio->pinctrl_desc.pctlops = &cygpio_pinctrl_ops;
cygpio->pinctrl_desc.confops = &cygpio_pinconf_ops;
cygpio->pinctrl_desc.npins = cygpio->gpio_chip.ngpio;
cygpio->pinctrl_desc.pins = cy8c9520a_pins;
cygpio->pinctrl_desc.owner = THIS_MODULE;
cygpio->pctldev = devm_pinctrl_register(&client->dev,
                                         &cygpio->pinctrl_desc,
                                         cygpio);
if (IS_ERR(cygpio->pctldev)) {
       ret = PTR_ERR(cygpio->pctldev);
       goto err;
}
dev_info(&client->dev,
        "the setup for the cy8c9520a pinctl descriptor is done\n");
```

```
/* link the I2C device with the cygpio device */
   i2c set clientdata(client, cygpio);
err:
   mutex_destroy(&cygpio->lock);
   return ret;
}
static int cy8c9520a remove(struct i2c client *client)
   struct cy8c9520a *cygpio = i2c_get_clientdata(client);
   dev_info(&client->dev, "cy8c9520a_remove() function is called\n");
   return pwmchip_remove(&cygpio->pwm_chip);
}
static const struct of_device_id my_of_ids[] = {
   { .compatible = "cy8c9520a"},
   {},
};
MODULE DEVICE TABLE(of, my of ids);
static const struct i2c device id cy8c9520a id[] = {
   {DRV NAME, 0},
   {}
MODULE DEVICE TABLE(i2c, cy8c9520a id);
static struct i2c_driver cy8c9520a_driver = {
   .driver = {
              .name = DRV_NAME,
              .of match table = my of ids,
              .owner = THIS_MODULE,
             },
   .probe = cy8c9520a probe,
   .remove = cy8c9520a remove,
   .id table = cy8c9520a id,
};
module i2c driver(cy8c9520a driver);
MODULE LICENSE("GPL v2");
MODULE AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
MODULE DESCRIPTION("This is a driver that controls the \
                   cy8c9520a I2C GPIO expander");
```

#### LAB 7.5 driver demonstration

Download the linux\_5.4\_rpi3\_drivers.zip file from the github of the book and unzip it in the home folder of your Linux host:

```
~/linux_5.4_rpi3_drivers$ cd linux_5.4_CY8C9520A_pwm_pinctrl
```

Compile and deploy the drivers and the application to the **Raspberry Pi 3 Model B** board:

Follow the next instructions to test the drivers:

```
root@raspberrypi:/home# insmod CY8C9520A_pwm_pinctrl.ko
 601.583868] CY8C9520A pwm pinctrl: loading out-of-tree module taints kernel.
[ 601.594880] cy8c9520a 1-0020: cy8c9520a probe() function is called
[ 601.603814] cy8c9520a 1-0020: dev id=0x20
[ 601.639410] cy8c9520a 1-0020: the cy8c9520a setup is done
  601.644896] cy8c9520a 1-0020: the initial setup for the cy8c9520a is done
 601.655971] cy8c9520a 1-0020: the setup for the cy8c9520a gpio controller done
 601.663396] cy8c9520a 1-0020: the cy8c9520a irq setup function is entered
  601.674274] cy8c9520a 1-0020: the interrupt state registers are cleared
[ 601.691072] cy8c9520a 1-0020: the interrupt mask port registers are set
 601.698897] cy8c9520a 1-0020: the interrupt setup is done
  601.704390] cy8c9520a 1-0020: the interrupt setup for the cy8c9520a is done
[ 601.711615] cy8c9520a 1-0020: the setup for the cy8c9520a pwm chip controller
is done
[ 601.720072] cy8c9520a 1-0020: cygpio pinconf set function is called
[ 601.726451] cy8c9520a 1-0020: The pin 0 drive mode is PIN CONFIG BIAS PULL UP
  601.739951] cy8c9520a 1-0020: cygpio_pinconf_set function is called
 601.746315] cy8c9520a 1-0020: The pin 1 drive mode is PIN_CONFIG_BIAS_PULL_UP
 601.759975] cy8c9520a 1-0020: cygpio_pinconf_set function is called
[ 601.766338] cy8c9520a 1-0020: The pin 2 drive mode is PIN_CONFIG_BIAS_PULL_DOWN
[ 601.779998] cy8c9520a 1-0020: cygpio_pinconf_set function is called
  601.786359] cy8c9520a 1-0020: The pin 3 drive mode is PIN CONFIG DRIVE STRENGTH
[ 601.799998] cy8c9520a 1-0020: the setup for the cy8c9520a pinctl descriptor is
done
```

```
Handle GPIO INT in line 0 of PO using the gpio interrupt driver
```

```
/* load the gpio interrupt module */
root@raspberrypi:/home# insmod int rpi4 gpio.ko
   650.453164] int gpio expand int gpio: my probe() function is called.
  650.459793] cy8c9520a 1-0020: cy8c9520a irq bus lock is called
  650.465731] cy8c9520a 1-0020: cy8c9520a irg bus sync unlock is called
  650.472332] int gpio expand int gpio: IRQ using platform get irq: 61
  650.478833] cy8c9520a 1-0020: cy8c9520a irq bus lock is called
  650.484769] cy8c9520a 1-0020: cy8c9520a_irq_set_type is called
  650.490694] cy8c9520a 1-0020: cy8c9520a_irq_unmask is called
  650.496482] cy8c9520a 1-0020: cy8c9520a irg bus sync unlock is called
  650.503088] cy8c9520a 1-0020: gpio 0 is unmasked
[ 650.513162] cy8c9520a 1-0020: the REG INTR MASK value is 254
[ 650.519402] int gpio expand int gpio: mydev: got minor 59
  650.524900] int gpio expand int gpio: my probe() function is exited.
/* Connect pin 0 of P0 to GND, then disconnect it from GND. Two interrupts are
fired */
root@raspberrypi:/home# [ 678.446922] the interrupt ISR has been entered
[ 678.454239] int gpio expand int gpio: interrupt received. key: P0 line0 INT
[ 681.202732] the interrupt ISR has been entered
[ 681.210073] int gpio expand int gpio: interrupt received. key: P0 line0 INT
Access the PWM driver via the following sysfs path in user space, /sys/class/pwm
root@raspberrypi:/home# cd /sys/class/pwm/
/* Each probed PWM controller will be exported as pwmchipN, where N is the base of
the PWM controller */
root@raspberrypi:/sys/class/pwm# 1s
pwmchip0
root@raspberrypi:/sys/class/pwm# cd pwmchip0/
/* npwm is the number of PWM channels this controller supports (read-only) */
root@raspberrypi:/sys/class/pwm/pwmchip0# ls
device export npwm power subsystem uevent unexport
/* Exports a PWM channel (pwm1) with sysfs (write-only). (The PWM channels are
numbered using a per-controller index from 0 to npwm-1.) */
root@raspberrypi:/sys/class/pwm/pwmchip0# echo 1 > export
[ 779.937939] cy8c9520a 1-0020: cy8c9520a pwm request is called
/* You can see that the pwm1 channel has been created. This channel corresponds to
the pin 3 of our device */
root@raspberrypi:/sys/class/pwm/pwmchip0# ls
device export npwm power pwm1 subsystem uevent unexport
/* Set the total period of the PWM signal (read/write). Value is in nanoseconds */
root@raspberrypi:/sys/class/pwm/pwmchip0# echo 100000 > pwm1/period
```

```
[ 854.847874] cy8c9520a 1-0020: cy8c9520a pwm config is called
/* Set the active time of the PWM signal (read/write). Value is in nanoseconds */
root@raspberrypi:/sys/class/pwm/pwmchip0# echo 50000 > pwm1/duty cycle
[ 887.217838] cy8c9520a 1-0020: cy8c9520a pwm config is called
/* Enable the PWM signal (read/write) where 0 = disabled and 1 = enabled */
root@raspberrypi:/sys/class/pwm/pwmchip0# echo 1 > pwm1/enable
[ 909.557877] cy8c9520a 1-0020: cy8c9520a pwm enable is called
[ 909.563648] cy8c9520a 1-0020: cy8c9520a_gpio_direction output is called
[ 909.575907] cy8c9520a 1-0020: cy8c9520a gpio set value func with 1 value is
called
/* Connect pin 0 of P0 to pin 3 of P0. You will see how interrupts are being fired
in each level change of the PWM signal */
[ 941.468870] int gpio expand int gpio: interrupt received. key: P0 line0 INT
[ 941.475972] the interrupt ISR has been entered
[ 941.483726] int gpio expand int gpio: interrupt received. key: P0 line0 INT
 941.490866] the interrupt ISR has been entered
[ 941.498134] int gpio expand int gpio: interrupt received. key: P0 line0 INT
[ 941.505233] the interrupt ISR has been entered
  941.512533] int gpio expand int gpio: interrupt received. key: P0 line0 INT
[ 941.519680] the interrupt ISR has been entered
 941.527394] int gpio expand int gpio: interrupt received. key: P0 line0 INT
  941.534534] the interrupt ISR has been entered
[ 941.542266] int gpio expand int gpio: interrupt received. key: P0 line0 INT
  941.549405] the interrupt ISR has been entered
  941.557124] int_gpio_expand int_gpio: interrupt received. key: P0_line0_INT
  941.564258] the interrupt ISR has been entered
  941.571956] int gpio expand int gpio: interrupt received. key: P0 line0 INT
  941.579047] the interrupt ISR has been entered
  941.586349] int gpio expand int gpio: interrupt received. key: P0 line0 INT
  941.593436] the interrupt ISR has been entered
  941.600731] int gpio expand int gpio: interrupt received. key: P0 line0 INT
  941.607823] the interrupt ISR has been entered
  941.615119] int gpio expand int gpio: interrupt received. key: P0 line0 INT
  941.622204] the interrupt ISR has been entered
  941.629496] int gpio expand int gpio: interrupt received. key: P0 line0 INT
[ 941.636566] the interrupt ISR has been entered
 941.643882] int gpio expand int gpio: interrupt received. key: P0 line0 INT
  941.650976] the interrupt ISR has been entered
[ 941.658264] int gpio expand int gpio: interrupt received. key: P0 line0 INT
[ 941.665334] the interrupt ISR has been entered
[ 941.672649] int_gpio_expand int_gpio: interrupt received. key: P0_line0_INT
[ 941.679739] the interrupt ISR has been entered
/* remove the gpio int module */
root@raspberrypi:/home# rmmod int rpi4 gpio.ko
[ 2403.281031] int gpio expand int gpio: my remove() function is called.
```

```
[ 2403.287925] int_gpio_expand int_gpio: my_remove() function is exited. [ 2403.294498] cy8c9520a 1-0020: cy8c9520a_irq_bus_lock is called [ 2403.300551] cy8c9520a 1-0020: cy8c9520a_irq_mask is called [ 2403.306133] cy8c9520a 1-0020: cy8c9520a_irq_bus_sync_unlock is called [ 2403.312728] cy8c9520a 1-0020: gpio 0 is unmasked [ 2403.322636] cy8c9520a 1-0020: the REG_INTR_MASK value is 255 [ 2403.328489] cy8c9520a 1-0020: cy8c9520a_irq_bus_lock is called [ 2403.334432] cy8c9520a 1-0020: cy8c9520a_irq_bus_sync_unlock is called /* remove the CY8C9520A module */
root@raspberrypi:/home# rmmod CY8C9520A_pwm_pinctrl.ko [ 2420.271182] cy8c9520a 1-0020: cy8c9520a_remove() function is called
```

### LAB 7.6: CY8C9520A device tree overlay

In this lab, you will see how to introduce new hardware support on Raspberry Pi 3 device tree, by using the Raspberry Pi specific device tree overlay mechanism. In the previous labs, you described the CY8C9520A device, by writing its device tree properties directly in the bcm2710-rpi-3-b.dts file, which describes the hardware on the Raspberry Pi 3 Model B board. The device tree overlays mechanism allows to integrate new hardware keeping the original device tree source files. Device tree overlays allow you to override specific parts of a device tree and insert dynamically device tree fragments to a live tree and effect change.

When you get to this lab, you will have possibly made many modifications to the original bcm2710-rpi-3-b.dts file and to the kernel source files, so we are going to start from scratch by saving the Raspbian OS image to our uSD and compiling the original kernel and device tree files. I summarize below the main steps to perform these tasks:

You will install in a uSD a **Raspberry Pi OS** image based on **kernel 5.4.y.** Go to https://www.raspberrypi.org/software/operating-systems/ and download Raspberry Pi OS with desktop and recommended software image. Flash the uSD with the downloaded image.

#### Raspberry Pi OS with desktop and recommended software

Release date: August 20th 2020

Kernel version: 5.4 Size: 2,523<u>MB</u>

Show SHA256 file integrity hash:

Release notes



Download torrent

In the host PC, enable UART, SPI and I2C peripherals in the programmed uSD:

```
~$ lsblk
```

<sup>~\$</sup> mkdir ~/mnt

```
~$ mkdir ~/mnt/fat32
~$ mkdir ~/mnt/ext4
~$ sudo mount /dev/mmcblk0p1 ~/mnt/fat32
~$ ls -l ~/mnt/fat32/ /* see the files in the fat32 partition, check that config.txt is included */
```

Update the config.txt file adding the next values:

```
~$ cd ~/mnt/fat32/
~/mnt/fat32$ sudo nano config.txt
dtparam=i2c_arm=on
dtparam=spi=on
dtoverlay=spi0-cs
# Enable UART
enable_uart=1
kernel=kernel7.img
```

In your host PC, create the linux\_rpi3 folder, where you are going to download the kernel sources.

```
~$ mkdir linux_rpi3
~$ cd linux_rpi3/
```

Get the kernel sources. The git clone command below will download the current active branch (the one we are building Raspberry Pi OS images from) without any history. Omitting the -- depth=1 will download the entire repository, including the full history of all branches, but this takes much longer and occupies much more storage.

```
~/linux_rpi3$ git clone --depth=1 -b rpi-5.4.y
https://github.com/raspberrypi/linux
```

Compile the kernel, modules and device tree files. First, apply the default configuration:

```
~/linux_rpi3/linux$ KERNEL=kernel7
~/linux_rpi3/linux$ make ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf-
bcm2709 defconfig
```

Compile kernel, device tree files and modules in a single step:

```
~/linux_rpi3/linux$ make -j4 ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf- zImage
modules dtbs
```

Having built the kernel, you need to copy it onto your Raspberry Pi device, and also install the modules; insert the uSD into a SD card reader:

```
~$ lsblk
~$ mkdir ~/mnt
~$ mkdir ~/mnt/fat32
~$ mkdir ~/mnt/ext4
```

```
~$ sudo mount /dev/mmcblk0p1 ~/mnt/fat32/
~$ sudo mount /dev/mmcblk0p2 ~/mnt/ext4/
~/linux_rpi3/linux$ sudo env PATH=$PATH make ARCH=arm CROSS_COMPILE=arm-linux-
gnueabihf- INSTALL MOD PATH=~/mnt/ext4 modules install
```

Finally, update kernel, device tree files and modules:

```
~/linux_rpi3/linux$ sudo cp ~/mnt/fat32/kernel7.img ~/mnt/fat32/kernel7-backup.img
~/linux_rpi3/linux$ sudo cp arch/arm/boot/zImage ~/mnt/fat32/kernel7.img
~/linux_rpi3/linux$ sudo cp arch/arm/boot/dts/*.dtb ~/mnt/fat32/
~/linux_rpi3/linux$ sudo cp arch/arm/boot/dts/overlays/*.dtb*
~/mnt/fat32/overlays/
~/linux_rpi3/linux$ sudo cp arch/arm/boot/dts/overlays/README
~/mnt/fat32/overlays/
~$ sudo umount ~/mnt/fat32
~$ sudo umount ~/mnt/ext4
```

Insert the uSD card you've set up into the uSD card slot on the underside of your Raspberry Pi and connect the Raspberry Pi's UART (through an USB to serial adapter) to a Linux PC's USB. On Linux PC, launch Minicom utility as shown below (for debugging purpose):

```
~$ sudo minicom − s
```

Set baud rate and other setting as per below:

- a. Baud rate 115200
- b. Parity none
- c. hardware flow control/software flow control none
- d. Serial device /dev/ttyUSB0
- e. Save setup as dfl

After the Raspberry Pi board boots up, it will display login console on Minicom terminal on Linux. Username for board is "pi" and password is "raspberry".

To find out the version of your new kernel, boot the system and run uname -r:

```
pi@raspberrypi:~$ uname -r
5.4.80-v7+
```

If you modify later kernel or device tree files, you can copy them to the Raspberry Pi 3 remotely using the secure copy protocol (SCP). You need to connect previously an Ethernet cable between the Raspberry Pi board and your host PC.

```
~/linux_rpi3/linux$ scp arch/arm/boot/zImage root@10.0.0.10:/boot/kernel7.img
~/linux_rpi3/linux$ scp arch/arm/boot/dts/bcm2710-rpi-3-b.dtb
root@10.0.0.10:/boot/
```

Open the bcm2710-rpi-3-b.dts file, which is included in the Linux kernel sources under /arch/arm/boot/dts folder and look for the i2c1 nodes. You will see the following nodes:

The first node above adds several properties to the i2c1 controller master node. Inside the i2c1 node, you can see the pinctrl-0 property, which points to the i2c1\_pins property (second node above), which configures the pins in I2C mode.

The i2c1 controller node is described in the bcm283x.dtsi file, which is included in the Linux kernel sources under /arch/arm/boot/dts folder:

```
i2c1: i2c@7e804000 {
   compatible = "brcm,bcm2835-i2c";
   reg = <0x7e804000 0x1000>;
   interrupts = <2 21>;
   clocks = <&clocks BCM2835_CLOCK_VPU>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
};
```

In the lab 7.5, you added the following sub-nodes and properties (in bold) to the i2c1 and gpio nodes included in the bcm2710-rpi-3-b.dts file

```
&i2c1 {
    pinctrl-names = "default";
    pinctrl-0 = <&i2c1_pins>;
    clock-frequency = <100000>;
    status = "okay";

cy8c9520a: cy8c9520a@20 {
        compatible = "cy8c9520a";
        reg = <0x20>;
        interrupt-controller;
        #interrupt-cells = <2>;
        gpio-controller;
        #gpio-cells = <2>;
```

```
interrupts = <23 1>;
           interrupt-parent = <&gpio>;
           #pwm-cells = \langle 2 \rangle;
           pwm0 = <20>; // pwm not supported
           pwm1 = (3);
           pwm2 = <20>; // pwm not supported
           pwm3 = <2>;
           pinctrl-names = "default";
           pinctrl-0 = <&accel int pin &cy8c9520apullups &cy8c9520apulldowns
&cy8c9520adrivestrength>;
           cy8c9520apullups: pinmux1 {
                  pins = "gpio0", "gpio1";
                   bias-pull-up;
           };
           cy8c9520apulldowns: pinmux2 {
                   pins = "gpio2";
                   bias-pull-down;
           };
           /* pwm channel */
           cy8c9520adrivestrength: pinmux3 {
                   pins = "gpio3";
                   drive-strength;
           };
   };
};
&gpio {
   spi0_pins: spi0_pins {
           brcm,pins = <9 10 11>;
           brcm,function = <4>; /* alt0 */
   };
   spi0 cs pins: spi0 cs pins {
           brcm, pins = \langle 8 7 \rangle;
           brcm,function = <1>; /* output */
   };
   i2c0 pins: i2c0 {
           brcm,pins = <0 1>;
           brcm, function = <4>;
   };
```

As we have commented previously, the purpose of the device tree overlay is to keep our original device tree intact and dynamically add the necessary fragments that describe our new hardware. A DT overlay comprises a number of fragments, each of which targets one node and its subnodes. You will add the code in bold above, by using two fragments. Each fragment will consist of two parts: a target-path property, with the absolute path to the node that the fragment is going to modify, or a target property with the relative path to the node alias (prefixed with an ampersand symbol) that the fragment is going to modify; and the \_\_overlay\_\_ itself, the body of which is added to the target node. In our device tree overlay:

- fragment@0 is adding the accel\_int\_pin node, with several properties, to the gpio node.
- fragment@1 is adding the cy8c9520a node to the i2c1 node, and is also modifying some properties (like the status property) of the i2c1 node itself.

You will create a cy8c9520a-overlay.dts file, adding the code below, and include the file to the arch/arm/boot/dts/overlays folder inside the kernel sources.

```
/ {
    compatible = "brcm,bcm2835";

    fragment@0 {
        target =<&gpio>;
        __overlay__ {
            accel_int_pin: accel_int_pin {
                 brcm,pins = <23>;
                brcm,function = <0>; /* Input */
                 brcm,pull = <0>; /* none */
            };
        };
    };
}
```

```
fragment@1 {
           target = <&i2c1>;
           __overlay__ {
                    #address-cells = <1>;
                    #size-cells = <0>;
                    status = "okay";
                    cy8c9520a: cy8c9520a@20 {
                            compatible = "cy8c9520a";
                            reg = \langle 0x20 \rangle;
                            interrupt-controller;
                            #interrupt-cells = <2>;
                            gpio-controller;
                            #gpio-cells = <2>;
                            interrupts = <23 1>;
                            interrupt-parent = <&gpio>;
                            \#pwm\text{-cells} = \langle 2 \rangle;
                            pwm0 = \langle 20 \rangle; // pwm not supported
                            pwm1 = <3>;
                            pwm2 = \langle 20 \rangle; // pwm not supported
                            pwm3 = \langle 2 \rangle;
                            pinctrl-names = "default";
                            pinctrl-0 = <&accel_int_pin &cy8c9520apullups</pre>
&cy8c9520apulldowns &cy8c9520adrivestrength>;
                            cy8c9520apullups: pinmux1 {
                                    pins = "gpio0", "gpio1";
                                    bias-pull-up;
                            };
                            cy8c9520apulldowns: pinmux2 {
                                    pins = "gpio2";
                                    bias-pull-down;
                            };
                            /* pwm channel */
                            cy8c9520adrivestrength: pinmux3 {
                                    pins = "gpio3";
                                    drive-strength;
                            };
                    };
           };
   };
```

This overlay will get compiled into a .dtbo file. To be compiled, the overlay needs to be referenced in the arch/arm/boot/dts/overlays/Makefile file inside the kernel sources .

```
[...]
upstream.dtbo \
upstream-pi4.dtbo \
vc4-fkms-v3d.dtbo \
vc4-kms-kippah-7inch.dtbo \
vc4-kms-v3d.dtbo \
vc4-kms-v3d-pi4.dtbo \
vga666.dtbo \
w1-gpio.dtbo \
w1-gpio-pullup.dtbo \
w5500.dtbo \
wittypi.dtbo \
cy8c9520a.dtbo
```

With this overlay in place, we need to enable it in the config.txt file, as well as the I2C1 overlay with a correct pin-muxing configuration. You can modify the config.txt file directly in the Raspberry Pi board using **Nano** or **Vim** editors.

```
root@raspberrypi:/home# cd /boot
root@raspberrypi:/boot# nano config.txt
dtparam=i2c_arm=on
#dtparam=i2s=on
dtparam=spi=on
dtoverlay=spi0-cs
enable_uart=1
kernel=kernel7.img
dtoverlay=cy8c9520a
dtoverlay=i2c1,pins_2_3
```

You can see below the I2C1 overlay (i2c1-overlay.dts), which is included inside the arch/arm/boot/dts/overlays folder:

```
/dts-v1/;
/plugin/;

/{
    compatible = "brcm,bcm2835";

    fragment@0 {
        target = <&i2c1>;
        __overlay__ {
```

```
status = "okay";
                   pinctrl-names = "default";
                   pinctrl-0 = <&i2c1 pins>;
           };
   };
   fragment@1 {
           target = <&i2c1_pins>;
           pins1: __overlay__ {
                   brcm, pins = \langle 2 \rangle;
                   brcm,function = <4>; /* alt 0 */
           };
   };
   fragment@2 {
           target = <&i2c1 pins>;
           pins2: __dormant__ {
                   brcm, pins = <44 45>;
                   brcm,function = <6>; /* alt 2 */
           };
   };
   fragment@3 {
           target = <&i2c1>;
           _dormant___ {
                   compatible = "brcm,bcm2708-i2c";
           };
   };
    __overrides__ {
           pins_2_3 = <0>,"=1!2";
           pins_44_45 = <0>,"!1=2";
           combine = \langle 0 \rangle, "!3";
   };
};
```

You can see in the I2C1 overlay the use of device tree parameters. To avoid the need for lots of device tree overlays, and to reduce the need for users of peripherals to modify DTS files, the Raspberry Pi loader supports a new feature - device tree parameters. Parameters are defined in the DTS by adding an \_\_overrides\_\_ node to the root. You can read about the different types of parameters in the following link of the Raspberry Pi's documentation:

https://www.raspberrypi.org/documentation/configuration/device-tree.md

The I2C1 overlay will use Overlay/fragment parameters. The DT parameter mechanism has a number of limitations, including the inability to change the name of a node and to write

arbitrary values to arbitrary properties when a parameter is used. One way to overcome some of these limitations is to conditionally include or exclude certain fragments. A fragment can be excluded from the final merge process (disabled) by renaming the \_\_overlay\_\_ node to \_\_dormant\_\_. The parameter declaration syntax has been extended to allow the otherwise illegal zero target phandle to indicate that the following string contains operations at fragment or overlay scope. So far, four operations have been implemented:

```
// Enable fragment <n>
    +<n>
           // Disable fragment <n>
    -<n>
           // Enable fragment <n> if the assigned parameter value is true, otherwise
   disable it
    !<n> // Enable fragment <n> if the assigned parameter value is false, otherwise
    disable it
In the I2C1 overlay:
    __overrides__ {
              pins_2_3 = <0>,"=1!2"; // the pins_2_3 parameter enables fragment 1
    and disables fragment 2 if value is true
              pins_44_45 = <0>,"!1=2"; // the pins_44_45 parameter enables fragment 2
    and disables fragment 1 if value is true
              combine = <0>, "!3"; // the combine parameter enables fragment 3 if the
    assigned parameter value is false, otherwise disable it
```

Compile now our device tree overlay and copy it to the Raspberry Pi device:

```
~/linux_rpi3/linux$ make -j4 ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf- dtbs
~/linux_rpi3/linux$ scp arch/arm/boot/dts/overlays/cy8c9520a.dtbo
root@10.0.0.10:/boot/overlays
```

Reboot the Raspberry Pi Board.

**}**;

Compile the "CY8C9520A\_pwm\_pinctrl" driver and the application and send them to the Raspberry Pi board:

Follow the instructions of the "LAB 7.5 driver demonstration" section to test the driver.

```
root@raspberrypi:/home# insmod CY8C9520A_pwm_pinctrl.ko
```

```
[ 601.583868] CY8C9520A pwm pinctrl: loading out-of-tree module taints kernel.
[ 601.594880] cy8c9520a 1-0020: cy8c9520a probe() function is called
[ 601.603814] cy8c9520a 1-0020: dev id=0x20
  601.639410] cy8c9520a 1-0020: the cy8c9520a setup is done
  601.644896] cy8c9520a 1-0020: the initial setup for the cy8c9520a is done
  601.655971] cy8c9520a 1-0020: the setup for the cy8c9520a gpio controller done
  601.663396] cy8c9520a 1-0020: the cy8c9520a irg setup function is entered
  601.674274] cy8c9520a 1-0020: the interrupt state registers are cleared
  601.691072] cy8c9520a 1-0020: the interrupt mask port registers are set
  601.698897] cy8c9520a 1-0020: the interrupt setup is done
  601.704390] cy8c9520a 1-0020: the interrupt setup for the cy8c9520a is done
  601.711615] cy8c9520a 1-0020: the setup for the cy8c9520a pwm chip controller
is done
  601.720072] cy8c9520a 1-0020: cygpio_pinconf_set function is called
  601.726451] cy8c9520a 1-0020: The pin 0 drive mode is PIN CONFIG BIAS PULL UP
  601.739951] cy8c9520a 1-0020: cygpio pinconf set function is called
[ 601.746315] cy8c9520a 1-0020: The pin 1 drive mode is PIN CONFIG BIAS PULL UP
[ 601.759975] cy8c9520a 1-0020: cygpio_pinconf_set function is called
[ 601.766338] cy8c9520a 1-0020: The pin 2 drive mode is PIN CONFIG BIAS PULL DOWN
  601.779998] cy8c9520a 1-0020: cygpio pinconf set function is called
  601.786359] cy8c9520a 1-0020: The pin 3 drive mode is PIN CONFIG DRIVE STRENGTH
  601.799998] cy8c9520a 1-0020: the setup for the cy8c9520a pinctl descriptor is
done
```

[...]

# Linux USB Device Drivers

USB (abbreviation of **Universal Serial Bus**) was designed as a low cost, serial interface solution with bus power provided from the USB host to support a wide range of peripheral devices. The original bus speeds for USB were low speed at 1.5 Mbps, followed by full speed at 12 Mbps, and then high speed at 480 Mbps. With the advent of the USB 3.0 specification, the super speed was defined at 4.8 Gbps. Maximum data throughput, i.e. the line rate minus overhead is approximately 384 Kbps, 9.728 Mbps, and 425.984 Mbps for low, full and high speed respectively. Note that this is the maximum data throughput and it can be adversely affected by a variety of factors, including software processing, other USB bandwidth utilization on the same bus, etc.


One of the biggest advantages of USB is that it supports dynamic attachment and removal, which is a type of interface referred to as "plug and play". Following attachment of a USB peripheral device, the host and device communicate to automatically advance the externally visible device state from the attached state through powered, default, addressed and finally to the configured states. Additionally, all devices must conform to the suspend state in which a very low bus power consumption specification must be met. Power conservation in the suspended state is another USB benefit.

Throughout this chapter, we will focus on the USB 2.0 specification, which includes low, full and high speed device specifications. Compliance to USB 2.0 specification for peripheral devices does not necessarily indicate that the device is a high speed device, however a hub advertised as USB 2.0 compliant, must be high speed capable. A USB 2.0 device can be High Speed, Full Speed, or Low Speed.

## USB 2.0 Bus Topology

USB devices fall into the category of hubs - which provide additional downstream attachment points, or functions - which provide a capability to the system. USB physical interconnection is a tiered star topology (see next Figure). Starting with the host and "root hub" at tier 1, up to seven tiers with a maximum of 127 devices can be supported. Tier 2 through 6 may have one or more

hub devices in order to support communication to the next tier. A compound device (one which has both a hub and peripheral device functions) may not occupy tier 7.



The physical USB interconnection is accomplished for all USB 2.0 (up to high speed) devices via a simple 4-wire interface with bi-directional differential data (D+ and D-), power (VBUS) and ground. The VBUS power is nominally +5V. An "A-type" connector and mating plug are used for all host ports as well as downstream facing hub ports. A "B-type" connector and mating plug are used for all peripheral devices as well as the upstream facing port of a hub. Cable connections between host, hubs and devices can each be a maximum of 5 meters or ~16 feet. With the maximum of 7 tiers, cabling connections can be up to 30 meters or ~ 98 feet total.

# **USB Bus Enumeration and Device Layout**

USB is a Host-controlled polled bus where all transactions are initiated by the USB host. Nothing on the bus happens without the host first initiating it; the USB devices cannot initiate a

transaction, it is the host which polls each device, requesting data or sending data. All attached and removed USB devices are identified by a process termed "bus enumeration".

An attached device is recognized by the host and its speed (low, full or high) is identified via a signaling mechanism using the D+/D- USB data pair. When a new USB device is connected to the bus through a hub the device enumeration process starts. Each hub provides an IN endpoint, which is used to inform the host about newly attached devices. The host continually polls on this endpoint to receive device attachment and removal events from the hub. Once a new device was attached and the hub notified the host about this event, the USB bus driver of the host enables the attached device and starts requesting information from the device. This is done with standard USB requests which are sent through the default control pipe to endpoint zero of the device.

Information is requested in terms of **descriptors**. USB descriptors are data structures that are provided by devices to describe all of their attributes. This includes e.g. the product/vendor ID, any device class affiliation, and strings describing the product and vendor. Additionally information about all available endpoints is provided. After the host read all the necessary information from the device it tries to find a matching device driver. The details of this process are dependant on the used operating system. After the first descriptors were read from the attached USB device, the host uses the vendor and product ID from the device descriptor to find a matching device driver.

The attached device will initially utilize the default USB address of 0. Additionally, all USB devices are comprised of a number of independent endpoints which provide a terminus for communication flow between the host and device.


Endpoints can be categorized into **control** and **data** endpoints. Every USB device must provide at least one control endpoint at address 0 called the default endpoint or Endpoint0. This endpoint is bidirectional, that is, the host can send data to the endpoint and receive data from it within one transfer. The purpose of a control transfer is to enable the host to obtain device information, configure the device, or perform control operations that are unique to the device.

The endpoint is a buffer that typically consists of a block of memory or registers which stores received data or contain data which is ready to transmit. Each endpoint is assigned a unique endpoint number determined at design time, however all devices must support the default control endpoint (ep0) which is assigned number 0 and may transfer data in both directions. All other endpoints may transfer data in one direction (always from the host perspective), labeled "Out", i.e. data from the host, or "In", i.e. data to the host. The endpoint number is a 4-bit integer associated with an endpoint (0-15); the same endpoint number is used to describe two endpoints, for instance EP 1 IN and EP 1 OUT. An endpoint address is the combination of an endpoint number and an endpoint direction, for example: EP 1 IN, EP 1 OUT, EP 3 IN. The

endpoint addresses are encoded with the direction and number in a single byte, where the direction is the MSB (1=IN, 0=OUT) and number is the lower four bits. For example:

- EP 1 IN = 0x81
- EP 1 OUT = 0x01
- EP 3 IN = 0x83
- EP 3 OUT = 0x03

An USB configuration defines the capabilities and features of a device, mainly its power capabilities and interfaces. The device can have multiple configurations, but only one is active at a time. A configuration can have one or more USB interfaces that define the functionality of the device. Typically, there is a one-to-one correlation between a function and an interface. However, certain devices expose multiple interfaces related to one function. For example, a USB device that comprises a keyboard with a built-in speaker will offer an interface for playing audio and an interface for key presses. In addition, the interface contains alternate settings that define the bandwidth requirements of the function associated with the interface. Each interface contains one or more endpoints, which are used to transfer data to and from the device. To sum up, a group of endpoints form an interface, and a set of interfaces constitutes a configuration in the device. The following image shows a multiple-interfaces USB device:



After a matching device driver was found and loaded, it's the task of the device driver to select one of the provided device configurations, one or more interfaces within that configuration, and an alternate setting for each interface. Most USB devices don't provide multiple interfaces or multiple alternate settings. The device driver selects one of the configurations based on its own capabilities and the available bandwidth on the bus and activates this configuration on the attached device. At this point, all interfaces and their endpoints of the selected configuration are set up and the device is ready for use.

Communication from the host to each device endpoint uses a communication "pipe" which is established during enumeration. The pipe is a logical association between the host and the device. Pipe is purely a software term. A pipe talks to an endpoint on a device, and that endpoint has an address. The other end of a pipe is always the host controller. A pipe for an endpoint is opened when the device is configured either by selecting a configuration and an interface's alternate setting. Therefore they become targets for I/O operations. A pipe has all the properties of an endpoint, but it is active and be used to communicate with the host. The combination of the device address, endpoint number and direction allows the host to uniquely reference each endpoint.

### **USB Data Transfers**

Once the enumeration is complete, the host and device are free to carry out communications via data transfers from the host to the device or viceversa. Both directions of transfers are initiated by the host. Four different types of transfers are defined. These types are:

- Control Transfers: Used to configure a device at attach time and can be used for other device-specific purposes, for example device specific register read/write access as well as control of other pipes on the device. Control transfers consist of up to three distinct stages, a setup stage containing a request, a data stage if necessary to or from the host, and a status stage indicating the success of the transfer. USB has a number of standardized transactions that are implemented by using control transfers. For example, the "Set Address" and "Get Descriptor" transactions are always utilized in the device enumeration procedure described above. The "Set Configuration" request is another standard transaction which is also used during device enumeration.
- Bulk Data Transfers: Capable of transfering relatively large quantities of data or bursty data. Bulk transfers do not have guaranteed timing, but can provide the fastest data transfer rates if the USB bus is not occupied by other activity.
- **Interrupt Data Transfers**: Used for timely but reliable delivery of data, for example, characters or coordinates with human-perceptible echo or feedback response characteristics. Interrupt transfers have a guaranteed maximum latency, i.e. time between transaction attempts. USB mice and keyboards typically use interrupt data transfers.
- Isochronous Data Transfers: Occupy a prenegotiated amount of USB bandwidth with a
  prenegotiated delivery latency. Isochronous transfers have guaranteed timing but do not
  have error correction capability. Isochronous data must be delivered at the rate received
  to maintain its timing and additionally may be sensitive to delivery delays. A typical use
  for isochronous transfers would be for streaming audio or video.

#### **USB Device Classes**

The USB specification and supplemental documents define a number of device classes that categorize USB devices according to capability and interface requirements. When a host retrieves device information, class classification helps the host determine how to communicate with the USB device. The hub is a specially designated class of devices that has additional requirements in the USB specification. Other examples of classes of peripheral devices are human interface, also known as HID, printer, imaging, mass storage and communications. The USB UART devices usually fall into the communications device class (CDC) of USB devices.

#### Human Interface Device Class

The HID class devices usually interface with humans in some capacity. HID-class devices include mice, keyboards, printers, etc. However, the HID specification merely defines basic requirements for devices and the protocol for data transfer, and devices do not necessarily depend on any direct human interaction. HID devices must meet a few general requirements that are imposed to keep the HID interface standardized and efficient.

- All HID devices must have a control endpoint (Endpoint 0) and an interrupt IN
  endpoint. Many devices also use an interrupt OUT endpoint. In most cases, HID devices
  are not allowed to have more than one OUT and one IN endpoint.
- All data transferred must be formatted as reports whose structure is defined in the report descriptor.
- HID devices must respond to standard HID requests in addition to all standard USB requests.

Before the HID device can enter its normal operating mode and transfer data with the host, the device must properly enumerate. The enumeration process consists of a number of calls made by the host for descriptors stored in the device that describe the device's capabilities. The device must respond with descriptors that follow a standard format. Descriptors contain all basic information about a device. The USB specification defines some of the descriptors retrieved, and the HID specification defines other required descriptors. The following section discusses the descriptor structures a host expects to receive.

### **USB** Descriptors

The host software obtains descriptors from an attached device by sending various standard control requests to the default endpoint during enumeration, inmediately upon a device being attached. Those requests specify the type of descriptor to retrieve. In response to such requests, the device sends descriptors that include information about the device, its configurations, interfaces and the related endpoints. Device descriptors contain information about the whole device.

Every USB device exposes a **device descriptor** that indicates the device's class information, vendor and product identifiers, and number of configurations. Each configuration exposes it's **configuration descriptor** that indicates number of interfaces and power characteristics. Each interface exposes an **interface descriptor** for each of its alternate settings that contains information about the class and the number of endpoints. Each endpoint within each interface exposes **endpoint descriptors** that indicate the endpoint type and the maximum packet size.

Descriptors begin with a byte describing the descriptor length in bytes. This length equals the total number of bytes in the descriptor including the byte storing the length. The next byte indicates the descriptor type, which allows the host to correctly interpret the rest of the bytes contained in the descriptor. The content and values of the rest of the bytes are specific to the type of descriptor being transmitted. Descriptor structure must follow specifications exactly; the host will ignore received descriptors containing errors in size or value, potentially causing enumeration to fail and prohibiting further communication between the device and the host.

### **USB** Device Descriptors

Every Universal Serial Bus (USB) device must be able to provide a single device descriptor that contains relevant information about the device. For example, the **idVendor** and **idProduct** fields specify vendor and product identifiers, respectively. The **bcdUSB** field indicates the version of the USB specification to which the device conforms. For example, 0x0200 indicates that the device is designed as per the USB 2.0 specification. The **bcdDevice** value indicates the device defined revision number. The device descriptor also indicates the total number of configurations that the device supports. You can see below an example of a structure that contains all the device descriptor fields:

```
typedef struct __attribute__ ((packed))
                                            // Length of this descriptor.
     uint8 t bLength;
     uint8_t bDescriptorType; // DEVICE descriptor type
(USB DESCRIPTOR DEVICE).
                                         // USB Spec Release Number (BCD).
// Class code (assigned by the USB-IF). 0xFF-
     uint16 t bcdUSB;
     uint8 t bDeviceClass;
Vendor specific.
     uint8_t bDeviceSubClass;  // Subclass code (assigned by the USB-IF).
uint8_t bDeviceProtocol;  // Protocol code (assigned by the USB-IF).
0xFF-Vendor specific.
    uint8_t bMaxPacketSize0;
    // Vendor ID (assigned by the USB-IF).
uint16_t idProduct; // Product ID (assigned by the manufacturer).
uint16_t bcdDevice; // Device release number (BCD).
uint8_t iManufacturer; // Index of String Description
                                          // Maximum packet size for endpoint 0.
manufacturer.
                                             // Index of String Descriptor describing the
     uint8 t iProduct;
product.
                                             // Index of String Descriptor with the
     uint8_t iSerialNumber;
device's serial number.
     uint8 t bNumConfigurations;
                                             // Number of possible configurations.
} USB DEVICE DESCRIPTOR
```

The first item **blength** describes the descriptor length and should be common to all USB device descriptors.

The item **bDescriptorType** is the constant one-byte designator for device descriptors and should be common to all device descriptors.

The BCD-encoded two-byte **bcdUSB** item tells the system which USB specification release guidelines the device follows. This number might need to be altered in devices that take advantage of additions or changes included in future revisions of the USB specification, as the host will use this item to help determine what driver to load for the device.

If the USB device class is to be defined inside the device descriptor, this item **bDeviceClass** would contain a constant defined in the USB specification. Device classes defined in other descriptors should set the device class item in the device descriptor to 0x00.

If the device class item discussed above is set to 0x00, then the device **bDeviceSubClass** item should also be set to 0x00. This item can tell the host information about the device's subclass setting.

The item **bDeviceProtocol** can tell the host whether the device supports high-speed transfers. If the above two items are set to 0x00, this one should also be set to 0x00.

The item **bMaxPacketSize0** tells the host the maximum number of bytes that can be contained inside a single control endpoint transfer. For low-speed devices, this byte must be set to 8, while full-speed devices can have maximum endpoint 0 packet sizes of 8, 16, 32, or 64.

The two-byte item **idVendor** identifies the vendor ID for the device. Vendor IDs can be acquired through the USB.org website. Host applications will search attached USB devices' vendor IDs to find a particular device needed for an application.

Like the vendor ID, the two-byte item **idProduct** uniquely identifies the attached USB device. Product IDs can be acquired through the USB.org web site.

The item **bcdDevice** is used along with the vendor ID and the Product ID to uniquely identify each USB device.

The next three one-byte items tell the host which string array index to use when retrieving UNICODE strings describing attached devices that are displayed by the system on-screen. This string describes the manufacturer of the attached device. An **iManufacturer** string index value of 0x00 indicates to the host that the device does not have a value for this string stored in memory.

The index **iProduct** will be used when the host wants to retrieve the string that describes the attached product. For example the string could read "USB Keyboard".

The string pointed to by the index **iSerialNumber** can contain the UNICODE text for the product's serial number.

This item **bNumConfigurations** tells the host how many configurations the device supports. A configuration is the definition of the device's functional capabilities, including endpoint configuration. All devices must contain at least one configuration, but more than one can be supported.

### **USB** Configuration Descriptor

The USB device can have several different configurations although most of the devices only have one. The configuration descriptor specifies how the device is powered, its maximum power consumption, and the number of its interfaces. There are two possible configurations, one for when the device is bus powered and another when it is mains powered. You can see below an example of a structure that contains all the configuration descriptor fields:

The item **blenght** defines the length of the configuration descriptor. This is a standard length.

The item **bDescriptorTye** is the constant one-byte 0x02 designator for configuration descriptors.

The two-byte **wTotalLength** item defines the length of this descriptor and all of the other descriptors associated with this configuration. For example, the length could be calculated by adding the length of the configuration descriptor, the interface descriptor, the HID class descriptor, and two endpoint descriptors associated with this interface. This two-byte item follows a "little endian" data format. The item defines the length of this descriptor and all of the other descriptors associated with this configuration.

The **bNumInterfaces** item defines the number of interface settings contained in this configuration.

The **bConfigurationValue** item is used by the SetConfiguration request to select this configuration.

The **iConfiguration** item is a index to a string descriptor describing the configuration in human readable form.

The **bmAttributes** item tells the host whether the device supports USB features such as remote wake-up. Item bits are set or cleared to describe these conditions. Check the USB specification for a detailed discussion on this item.

The **bMaxPower** item tells the host how much current the device will require to function properly at this configuration.

### **USB** Interface Descriptor

The USB interface descriptor may contain information about alternate settings of an USB interface. The interface descriptor has a **bInterfaceNumber** field which specifies the interface number and a **bAlternateSetting** field which allows alternative settings for that interface. For example, you could have a device with two interfaces. The first interface could have a **bInterfaceNumber** set to zero indicating it is the first interface descriptor and a **bAlternativeSetting** set to zero. The second interface could have a **bInterfaceNumber** set to one and a **bAlternativeSetting** set to zero (default). This second interface could also have a **bAlternativeSetting** set to one, being an alternative setting for the second interface.

The **bNumEndpoints** item provides the number of endpoints used by the interface.

The **bInterfaceClass**, **bInterfaceSubClass** and **bInterfaceProtocol** items specify the supported classes (e.g. HID, mass storage etc.). This allows many devices to use class drivers preventing the need to write specific drivers for your device. The **iInterface** item allows for a string description of the interface.

You can see below an example of a structure containing the interface descriptor fields:

```
typedef struct attribute ((packed))
   uint8_t bLength;
                               // Size of Descriptor in Bytes (9 Bytes)
                               // Interface Descriptor (0x04)
   uint8 t bDescriptorType;
   uint8 t bInterfaceNumber;
                               // Number of Interface
   uint8 t bAlternateSetting; // Value used to select alternative setting
   uint8 t bNumEndPoints;
                               // Number of Endpoints used for this interface
    uint8 t bInterfaceClass;
                               // Class Code (Assigned by USB Org)
   uint8 t bInterfaceSubClass; // Subclass Code (Assigned by USB Org)
    uint8 t bInterfaceProtocol; // Protocol Code (Assigned by USB Org)
   uint8_t iInterface;
                               // Index of String Descriptor Describing this
interface
```

```
} USB_INTERFACE_DESCRIPTOR;
```

### **USB Endpoint Descriptor**

The USB endpoint descriptors describe endpoints which are different to endpoint zero. Endpoint zero is a control endpoint, which is configured before any other descriptors. The host will use the information returned from these USB endpoint descriptors to specify the transfer type, direction, polling interval, and maximum packet size for each endpoint. You can see below an example of a structure that contains all the endpoint descriptor fields:

The **bEndpointAddress** indicates what endpoint this descriptor is describing.

The **bmAttributes** specifies the transfer type. This can either be Control, Interrupt, Isochronous or Bulk Transfers. If an Isochronous endpoint is specified, additional attributes can be selected such as the synchronisation and usage types. **Bits 0..1** are the transfer type: 00 = Control, 01 = Isochronous, 10 = Bulk, 11 = Interrupt. **Bits 2..7** are reserved. If the endpoint is Isochronous **Bits 3..2** = Synchronisation Type (Iso Mode): 00 = No Synchonisation, 01 = Asynchronous, 10 = Adaptive, 11 = Synchronous. **Bits 5..4** = Usage Type (Iso Mode): 00 = Data Endpoint, 01 = Feedback Endpoint, 10 = Explicit Feedback Data Endpoint, 11 = Reserved.

The **wMaxPacketSize** item indicates the maximum payload size for this endpoint.

The **bInterval** item is used to specify the polling interval of endpoint data transfers. Ignored for Bulk and Control Endpoints. The units are expressed in frames, thus this equates to either 1ms for low/full speed devices and 125us for high speed devices.

### **USB String Descriptors**

The USB string descriptors (USB\_STRING\_DESCRIPTOR) provide human readable information to the other descriptors. They are optional. If a device does not support string descriptors, all

references to string descriptors within device, configuration, and interface descriptors must be set to zero.

String descriptors are UNICODE encoded characters, so that multiple languages can be supported with a single product. When requesting a string descriptor, the requester specifies the desired language using a 16-bit language ID (LANGID) defined by the USB-IF. String index zero is used for all languages and returns a string descriptor that contains an array of two-byte LANGID codes supported by the device.

Offset	Field	Туре	Size	Value	Description	
0	bLength	uint8_t	N + 2	Number	Size of this descriptor in bytes.	
1	bDescriptorType	uint8_t	1	Constant	String Descriptor Type	
2	wLANGID[0]	uint8_t	2	Number	LANGID code zero (for example 0x0407 German (Standard)).	
N	wLANGID[x]	uint8_t	2	Number	LANGID code zero x (for example 0x0409 English (United States)).	

The UNICODE string descriptor is not NULL-terminated. The string length is computed by subtracting two from the value of the first byte of the descriptor.

Offset	Field	Туре	Size	Value	Description
0	bLength	uint8_t	1	Number	Size of this descriptor in bytes.
1	bDescriptorType	uint8_t	1	Constant	String Descriptor Type
2	bString	uint8_t	N	Number	UNICODE encoded string.

#### **USB HID Descriptor**

The USB HID Device Class supports devices that are used by humans to control the operation of computer systems. The HID class of devices include a wide variety of human interface, data indicator, and data feedback devices with various types of output directed to the end user. Some common examples of HID class devices include:

- Keyboards
- Pointing devices such as a standard mouse, joysticks, and trackballs
- Front-panel controls like knobs, switches, buttons, and sliders
- Controls found on telephony, gaming or simulation devices such as steering wheels, rudder pedals, and dial pads
- Data devices such as bar-code scanners, thermometers, analyzers

The following descriptors are required in an USB HID Device:

- Standard Device Descriptor
- Standard Configuration Descriptor
- Standard Interface Descriptor for the HID Class
- Class-Specific HID Descriptor
- Standard Endpoint Descriptor for Interrupt IN endpoint
- Class-Specific Report Descriptor

The Class-Specific HID descriptor looks like this:

The **bLength** item describes the size of the HID descriptor. It can vary depending on the number of subordinate descriptors, such as report descriptors, that are included in this HID configuration definition.

The **bDescriptorType** 0x21 value is the constant one-byte designator for device descriptors and should be common to all HID descriptors.

The two-byte **bcdHID** item tells the host which version of the HID class specification the device follows. USB specification requires that this value be formatted as a binary coded decimal digit, meaning that the upper and lower nibbles of each byte represent the number '0'...9'. For example, 0x0101 represents the number 0101, which equals a revision number of 1.01 with an implied decimal point.

If the device was designed to be localized to a specific country, the **bCountryCode** item tells the host which country. Setting the item to 0x00 tells the host that the device was not designed to be localized to any country.

The **bNumDescriptors** item tells the host how many report descriptors are contained in this HID configuration. The following two-byte pairs of items describe each contained report descriptor.

The **bReportDescriptorType** item describes the first descriptor which will follow the transfer of this HID descriptor. For example, if the value is "0x22" indicates that the descriptor to follow is a report descriptor.

The **wItemLength** item tells the host the size of the descriptor that is described in the preceding item.


The **HID report descriptor** is a hard coded array of bytes that describe the device's data packets. This includes: how many packets the device supports, how large are the packets, and the purpose of each byte and bit in the packet. For example, a keyboard with a calculator program button can tell the host that the button's pressed/released state is stored as the 2nd bit in the 6th byte in data packet number 4.

### The Linux USB Subsystem

USB support was added to Linux early in the 2.2 kernel series and has continued to develop since then. Besides support for each new generation of USB, various host controllers gained support, new drivers for peripherals have been added and advanced features for latency measurement and improved power management introduced.

The USB Linux framework supports USB devices as well as on the hosts that control the devices. The USB Linux framework also supports **gadget drivers** and classes to be used within these peripheral devices. We will focus on this chapter in the development of Linux USB device drivers running on hosts.

In Linux the "USB Core" is a specific API implemented to support USB peripheral devices and host controllers. This API abstracts all hardware by defining a set of data structures, macros and functions. Host-side drivers for USB devices talk to these "usbcore" APIs. There are two set of APIs, one is intended for general-purpose USB device drivers (the ones that will be developed through this chapter), and the other is for drivers that are part of the core. Such core drivers include the hub driver (which manages trees of USB devices) and several different kinds of USB host adapter drivers, which control individual busses. The following image shows an example of a Linux USB Subsystem:



The Linux USB API supports synchronous calls for control and bulk messages. It also supports asynchronous calls for all kinds of data transfer by using request structures called "URBs" (USB Request Blocks).

The only host-side drivers that actually touch hardware (reading/writing registers, handling IRQs, and so on) are the Host Controller Devices (HCDs) drivers. In theory, all HCDs provide the same functionality through the same API. In practice, that's becoming more true, but there are still differences that crop up especially with fault handling on the less common controllers. Different controllers don't necessarily report the same aspects of failures, and recovery from faults (including software-induced ones like unlinking an URB) isn't yet fully consistent.

The main focus of this chapter is the development of Linux Host USB device drivers. All the sections that follow are related to the development of this type of drivers.

### Writing Linux USB Device Drivers

In the following labs, you will develop several USB device drivers through which you will understand the basic framework of a Linux USB device driver. But before you proceed with the labs, you need to familiarize yourselves with the main USB data structures and functions. The following sections will explain these structures and functions in detail.

### **USB Device Driver Registration**

The first thing a Linux USB device driver needs to do is register itself with the Linux USB core, giving it some information about which devices the driver supports and which functions to call when a device supported by the driver is inserted or removed from the system. All of this information is passed to the USB core in the usb\_driver structure. See below the struct usb\_driver definition for an USB seven segment driver located at /linux/drivers/usb/misc/usbsevseg.c:

```
static struct usb_driver sevseg_driver = {
    .name = "usbsevseg",
    .probe = sevseg_probe,
    .disconnect = sevseg_disconnect,
    .suspend = sevseg_suspend,
    .resume = sevseg_resume,
    .reset_resume = sevseg_reset_resume,
    .id_table = id_table,
};
```

The variable name is a string that describes the driver. It is used in informational messages printed to the system log. The probe() and disconnect() hotplugging callbacks are called when a device that matches the information provided in the id\_table variable is either seen or removed.

The probe() function is called by the USB core into the driver to see if the driver is willing to manage a particular interface on a device. If it is, probe() returns zero and uses usb\_set\_intfdata() to associate driver specific data with the interface. It may also use usb\_set\_interface() to specify the appropriate altsetting. If unwilling to manage the interface, return -ENODEV, if genuine IO errors occurred, an appropriate negative errno value.

```
int (* probe) (struct usb_interface *intf,const struct usb_device_id *id);
```

The disconnect() callback is called when the interface is no longer accessible, usually because its device has been (or is being) disconnected or the driver module is being unloaded:

```
void disconnect(struct usb device *dev, void *drv context);
```

In the struct usb\_driver there are defined some power management (PM) callbacks:

- **suspend**: called when the device is going to be suspended.
- **resume**: called when the device is being resumed.
- **reset\_resume**: called when the suspended device has been reset instead of being resumed.

And there are also defined some device level operations:

- pre\_reset: called when the device is about to be reset.
- post\_reset: called after the device has been reset.

The USB device drivers use ID table to support hotplugging. The pointer variable id\_table included in the usb\_driver structure points to an array of structures of type usb\_device\_id that announce the devices that the USB device driver supports. Most drivers use the USB\_DEVICE() macro to create usb\_device\_id structures. These structures are registered to the USB core by using the MODULE\_DEVICE\_TABLE(usb, xxx) macro. The following lines of code included in the /linux/drivers/usb/misc/usbsevseg.c driver create and register an USB device to the USB core:

The usb\_driver structure is registered to the bus core by using the module\_usb\_driver() function:

```
module_usb_driver(sevseg_driver);
```

# Linux Host-Side Data Types

USB device drivers actually bind to interfaces, not devices. Think of them as "interface drivers", though you may not see many devices where the distinction is important. Most USB devices are simple, with only one function, one configuration, one interface, and one alternate setting. The USB interface is represented by the usb\_interface structure. This is what the USB core passes to the USB driver's probe() function when this callback function is being called.

```
struct usb interface {
 struct usb host interface * altsetting;
 struct usb host interface * cur altsetting;
 unsigned num altsetting;
 struct usb_interface_assoc_descriptor * intf_assoc;
 int minor;
 enum usb_interface_condition condition;
 unsigned sysfs_files_created:1;
 unsigned ep_devs_created:1;
 unsigned unregistering:1;
 unsigned needs remote wakeup:1;
 unsigned needs altsetting0:1;
 unsigned needs binding:1;
 unsigned resetting device:1;
 unsigned authorized:1;
  struct device dev;
  struct device * usb dev;
 atomic t pm usage cnt;
```

```
struct work_struct reset_ws;
};
```

These are the main members of the usb interface structure:

• altsetting: array of usb\_host\_interface structures, one for each alternate setting that may be selected. Each one includes a set of endpoint configurations. They will be in no particular order. The usb\_host\_interface structure for each alternate setting allows to access the usb\_endpoint\_descriptor structure for each of its endpoints:

```
interface->altsetting[i]->endpoint[j]->desc
```

• **cur\_altsetting**: the current altsetting.

struct list head

struct ep device

void

• **num\_altsetting**: number of altsettings defined.

Each interface may have alternate settings. The initial configuration of a device sets altsetting 0, but the device driver can change that setting by using usb\_set\_interface(). Alternate settings are often used to control the use of periodic endpoints, such as by having different endpoints use different amounts of reserved USB bandwidth. All standards-conformant USB devices that use isochronous endpoints will use them in non-default settings.

The struct usb\_host\_interface includes an array of usb\_host\_endpoint structures.

```
/* host-side wrapper for one interface setting's parsed descriptors */
   struct usb host interface {
       struct usb interface descriptor
                                           desc;
       int extralen;
       unsigned char *extra; /* Extra descriptors */
       /* array of desc.bNumEndpoints endpoints associated with this
        * interface setting. these will be in no particular order.
       struct usb_host_endpoint *endpoint;
       char *string; /* iInterface string, if present */
   };
Each usb host endpoint structure includes a struct usb endpoint descriptor.
    struct usb host endpoint {
       struct usb_endpoint_descriptor
                                           desc;
       struct usb_ss_ep_comp_descriptor ss_ep_comp;
       struct usb ssp isoc ep comp descriptor
                                                   ssp isoc_ep_comp;
```

urb\_list;
\*hcpriv;

\*ep dev; /\* For sysfs info \*/

```
unsigned char *extra; /* Extra descriptors */
int extralen;
int enabled;
int streams;
};
```

The usb\_endpoint\_descriptor structure contains all the USB-specific data announced by the device itself.

```
struct usb_endpoint_descriptor {
    __u8    bLength;
    __u8    bDescriptorType;

    _u8    bEndpointAddress;
    _u8    bmAttributes;
    __le16    wMaxPacketSize;
    _u8    bInterval;

/* NOTE: these two are _only_ in audio endpoints. */
    /* use USB_DT_ENDPOINT*_SIZE in bLength, not sizeof. */
    _u8    bRefresh;
    _u8    bSynchAddress;
} __attribute__ ((packed));
```

You can use the following code to obtain the IN and OUT endpoint addresses from the IN and OUT endpoint descriptors, which are included in the current altsetting of the USB interface:

```
struct usb_host_interface *altsetting = intf->cur_altsetting;
int ep_in, ep_out;
/* there are two usb_host_endpoint structures in this interface altsetting.Each
usb_host_endpoint structure contains a usb_endpoint_descriptor */
ep_in = altsetting->endpoint[0].desc.bEndpointAddress;
ep_out = altsetting->endpoint[1].desc.bEndpointAddress;
```

# USB Request Block (URB)

Any communication between the host and device is done asynchronously by using USB Request Blocks (urbs).

- An URB consists of all relevant information to execute any USB transaction and deliver the data and status back.
- Execution of an URB is inherently an asynchronous operation, i.e. the usb\_submit\_urb() call returns immediately after it has successfully queued the requested action.
- Transfers for one URB can be canceled with usb unlink urb() at any time.

- Each URB has a completion handler, which is called after the action has been successfully completed or canceled. The URB also contains a context-pointer for passing information to the completion handler.
- Each endpoint for a device logically supports a queue of requests. You can fill that queue, so that the USB hardware can still transfer data to an endpoint while your driver handles completion of another. This maximizes use of USB bandwidth, and supports seamless streaming of data to (or from) devices when using periodic transfer modes.

These are some fields of the struct urb:

```
struct urb
     // (IN) device and pipe specify the endpoint queue
     struct usb_device *dev; // pointer to associated USB device
     unsigned int pipe;
                                  // endpoint information
     unsigned int transfer_flags; // URB_ISO_ASAP, URB_SHORT_NOT_OK, etc.
     // (IN) all urbs need completion routines
                                 // context for completion routine
     void *context:
     usb_complete_t complete;  // pointer to completion routine
     // (OUT) status after each completion
     int status;
                                  // returned status
     // (IN) buffer used for data transfers
     // (OUT) sometimes only part of CTRL/BULK/INTR transfer_buffer is used
     u32 actual length;
                                 // actual data buffer length
    // (IN) setup stage for CTRL (pass a struct usb ctrlrequest)
     unsigned char *setup_packet; // setup packet (control only)
    // Only for PERIODIC transfers (ISO, INTERRUPT)
    // (IN/OUT) start frame is set unless URB ISO ASAP isn't set
     int start_frame;
                                  // start frame
     int interval;
                                  // polling interval
     // ISO only: packets are only "best effort"; each can have errors
     int error_count;
                                  // number of errors
     struct usb iso packet descriptor iso frame desc[0];
};
```

The USB driver must create a "pipe" using values from the appropriate endpoint descriptor in an interface that it's claimed.

URBs are allocated by calling usb\_alloc\_urb():

```
struct urb *usb_alloc_urb(int isoframes, int mem_flags)
```

Return value is a pointer to the allocated URB, 0 if allocation failed. The parameter isoframes specifies the number of isochronous transfer frames you want to schedule. For CTRL/BULK/INT, use 0. The mem\_flags parameter holds standard memory allocation flags, letting you control (among other things) whether the underlying code may block or not.

To free an URB, use usb free urb():

```
void usb_free_urb(struct urb *urb)
```

Interrupt transfers are periodic, and happen in intervals that are powers of two (1, 2, 4 etc) units. Units are frames for full and low speed devices, and microframes for high speed ones. You can use the usb\_fill\_int\_urb() macro to fill INT transfer fields. When the write urb is filled up with the proper information by using the usb\_fill\_int\_urb() function, you should point the urb's completion callback to call your own callback function. This function is called when the urb is finished by the USB subsystem. The callback function is called in interrupt context, so caution must be taken not to do very much processing at that time. The usb\_submit\_urb() call modifies urb->interval to the implemented interval value that is less than or equal to the requested interval value.

An URB is submitted by using the function usb submit urb():

```
int usb submit urb(struct urb *urb, int mem flags)
```

The mem\_flags parameter, such as GFP\_ATOMIC, controls memory allocation, such as whether the lower levels may block when memory is tight. It immediately returns, either with status 0 (request queued) or some error code, usually caused by the following:

- Out of memory (-ENOMEM)
- Unplugged device (-ENODEV)
- Stalled endpoint (-EPIPE)
- Too many queued ISO transfers (-EAGAIN)
- Too many requested ISO frames (-EFBIG)
- Invalid INT interval (-EINVAL)
- More than one packet for INT (-EINVAL)

After submission, urb->status is -EINPROGRESS; however, you should never look at that value except in your completion callback.

There are two ways to cancel an URB you've submitted but which hasn't been returned to your driver yet. For an asynchronous cancel, call usb\_unlink\_urb():

```
int usb unlink urb(struct urb *urb)
```

It removes the urb from the internal list and frees all allocated HW descriptors. The status is changed to reflect unlinking. Note that the URB will not normally have finished when usb\_unlink\_urb() returns; you must still wait for the completion handler to be called.

To cancel an URB synchronously, call usb\_kill\_urb():

```
void usb kill urb(struct urb *urb)
```

It does everything usb\_unlink\_urb() does, and in addition it waits until after the URB has been returned and the completion handler has finished.

The completion handler is of the following type:

```
typedef void (*usb_complete_t)(struct urb *)
```

In the completion handler, you should have a look at urb->status to detect any USB errors. Since the context parameter is included in the URB, you can pass information to the completion handler.

# LAB 13.1: USB HID Device Application

In this first USB lab, you will learn how to create a fully functional USB HID device and how to send and receive data by using HID reports. For this lab, you are going to use the Curiosity PIC32MX470 Development Board:

https://www.microchip.com/DevelopmentTools/ProductDetails/dm320103#additional-summary

The Curiosity PIC32 MX470 Development Board features PIC32MX Series (PIC32MX470512H) with a 120MHz CPU, 512KB Flash, 128KB RAM , Full Speed USB and multiple expansion options.

The Curiosity Development Board includes an integrated programmer/debugger, excellent user experience options with Multiple LED's, RGB LED and a switch. Each board provides two MikroBus® expansion sockets from MicroElektronika, I/O expansion header and a Microchip X32 header to enable customers seeking accelerated application prototype development.

The Board is fully integrated with Microchip's MPLAB® X IDE and into PIC32's powerful software framework, MPLAB® Harmony that a provides flexible and modular interface to application development, a rich set of inter-operable software stack (TCP-IP, USB) and easy to use features.

These are the SW and HW requirements for the lab. The applications of this chapter have been developed using the Windows versions of the tools and are included in the github of this book in the PIC32MX\_usb\_labs.zip file

- **Development Environment**: MPLAB® X IDE v5.10
- C Compiler: MPLAB® XC32 v2.15
- **Software Tools**: MPLAB® Harmony Integrated Software Framework v2.06. GenericHIDSimpleDemo application ("hid\_basic" example of Harmony)
- Hardware Tools: Curiosity PIC32MX470 Development Board (dm320103)

You can download all the previous SW versions from the following links:


https://www.microchip.com/development-tools/pic-and-dspic-downloads-archive https://www.microchip.com/mplab/mplab-harmony/mplab-harmony-v2

The objective of this lab is using the MPLAB® Harmony Configurator Tool, create a MPLAB X project and write the code to make an USB Device, so that it can be enumerated as a HID device and communicate with the Linux USB host driver that you will develop in the following lab.

### STEP 1: Create a New Project

Create an empty 32-bit MPLAB Harmony Project, named USB\_LED, for the Curiosity development board. Save the project in the following folder that was previously created: C:\microchip\_usb\_labs.







# STEP 2: Configure Harmony

Launch the MPLAB Harmony Configurator plugin and click on Tools->Embedded->MPLAB Harmony Configurator.

Select your demo board enabling the BSP (Board Support Package):




Enable the Generate Application Code For Selected Harmony Components:




Select the Basic HID Device demo template:



In the USB Library option of Harmony Framework Configuration select hid\_basic\_demo as Product ID Selection. Select also the Vendor ID, Product ID, Manufacturer String and Product String as shown in the screen capture below. You have to select an USB Device stack. The USB device will have one control endpoint (ep0) and one interrupt endpoint (composed of IN and OUT endpoints), so you will have to write the value two in the Number of Endpoints Used field. There will be only one configuration and one interface associated with the device.



Generate the code, save the modified configuration, and generate the project:



# STEP 3: Modify the Generated Code

Typically, the HID class is used to implement human interface products, such as mice and keyboards. The HID protocol, is however, quite flexible, and can be adapted and used to send/receive general purpose data to/from an USB device.

In the following two labs, you will see how to use the USB protocol for basic general purpose USB data transfer. You will develop Linux USB host drivers that send USB commands to the PIC32MX USB HID device to toggle three LEDs (LED1, LED2, LED3) included in the PIC32MX Curiosity board. The PIC32MX USB HID device will also check the value of the user button (S1) and will reply to the host with a packet that contains the value of that switch.

In this lab, you have to implement the following in the USB device side:

- Toggle LED(s): The Linux USB host driver sends a report to the HID device. The first byte of the report can be 0x01, 0x02, or 0x03. The HID device must toggle LED1 when it receives 0x01, LED2 when it receives 0x02 and LED3 when it receives 0x03 in the report.
- **Get Pushbutton State**: The Linux USB host driver sends a report to the HID Device. The first byte of this report is 0x00. The HID device must reply with another report, where the first byte is the status of the S1 button ("0x00" pressed, "0x01" not pressed)

By examining the app.c code generated by MPLAB Harmony Configurator, the template is expecting you to implement your USB state machine inside the Function USB\_Task(). The state machine you need to implement will be executed if the HID device is configured; if the HID device is de-configured, the USB state machine needs to return to the INIT state.

After initialization, the HID device needs to wait for a command from the host; scheduling a read request will enable the HID device to receive a report. The state machine needs to wait for the host to send the report; after receiving the report, the application needs to check the first byte of the report. If this byte is 0x01, 0x02 or 0x03, then LED1, LED2 and LED3 must be toggled. If the first byte is 0x00, a response report with the switch status must be sent to the host and then a new read must be scheduled.

#### STEP 4: Declare the USB State Machine States

To create the USB State Machine, you need to declare an enumeration type (e.g. USB\_STATES) containing the labels for the four states, needed to implement the state machine. (e.g. USB\_STATE\_INIT, USB\_STATE\_WAITING\_FOR\_DATA, USB\_STATE\_SCHEDULE\_READ, USB\_STATE\_SEND\_REPORT). Find the section Type Definitions in app.h file and declare the enumeration type.

```
typedef enum
{
    /* Application's state machine's initial state. */
    APP_STATE_INIT=0,
    APP_STATE_SERVICE_TASKS,

    /* TODO: Define states used by the application state machine. */
} APP_STATES;

/* Declare the USB State Machine states */
typedef enum
{
    /* Application's state machine's initial state. */
    USB_STATE_INIT=0,
    USB_STATE_WAITING_FOR_DATA,
    USB_STATE_SCHEDULE_READ,
    USB_STATE_SEND_REPORT
} USB_STATES;
```

### STEP 5: Add New Members to APP\_DATA Type

The APP\_DATA structure type already contains members needed for the Application State Machine and the enumeration process (state, handleUsbDevice, usbDeviceIsConfigured, etc.); you need to add the members you will use to send and receive HID reports.

Find the APP\_DATA structure type in app.h file and add the following members:

- a member to store the USB State Machine status
- two pointers to buffer (one for data received and one for data to send)

- two HID transfer handles (one for reception transfer, one for the transmission transfer)
- two flags to indicate the state of the ongoing transfer (one for reception, one for transmission transfer)

```
typedef struct
    /* The application's current state */
    APP STATES state;
    /* TODO: Define any additional data used by the application. */
     * USB variables used by the HID device application:
     *
           handleUsbDevice : USB Device driver handle
          usbDeviceIsConfigured : If true, USB Device is configured activeProtocol : USB HID active Protocol idleRate : USB HID current Idle
          idleRate
     */
    USB_DEVICE_HANDLE
                                     handleUsbDevice;
    bool
                                     usbDeviceIsConfigured;
    uint8 t
                                      activeProtocol;
    uint8 t
                                      idleRate;
    /* Add new members to APP_DATA type */
    /* USB Task's current state */
    USB_STATES stateUSB;
    /* Receive data buffer */
    uint8 t * receiveDataBuffer;
    /* Transmit data buffer */
    uint8_t * transmitDataBuffer;
    /* Send report transfer handle*/
    USB_DEVICE_HID_TRANSFER_HANDLE txTransferHandle;
    /* Receive report transfer handle */
    USB_DEVICE_HID_TRANSFER_HANDLE rxTransferHandle;
    /* HID data received flag*/
    bool hidDataReceived;
    /* HID data transmitted flag */
    bool hidDataTransmitted;
} APP DATA;
```

### STEP 6: Declare the Reception and Transmission Buffers

To schedule a report receive or a report send request, you need to provide a pointer to a buffer to store the received data and the data that has to be transmitted. Find the section Global Data Definitions in app.c file and declare two 64 byte buffers.

```
APP_DATA appData;
/* Declare the reception and transmission buffers */
uint8_t receiveDataBuffer[64] __attribute__((aligned(16)));
uint8_t transmitDataBuffer[64] __attribute__((aligned(16)));
```

#### STEP 7: Initialize the New Members

In Step 5, you added some new members to APP\_DATA structure type; those members need to be initialized and some of them need to be initialized just once in the APP\_Initialize() function.

Find the APP\_Initialize() function in app.c file, and add the code to initialize the USB State Machine state member and the two buffer pointers; the state variable needs to be set to the initial state of the USB State Machine. The two pointers need to point to the corresponding buffers you declared in Step 6.

The other members will be initialized just before their use.

```
void APP_Initialize ( void )
{
    /* Place the App state machine in its initial state. */
    appData.state = APP_STATE_INIT;

    /* Initialize USB HID Device application data */
    appData.handleUsbDevice = USB_DEVICE_HANDLE_INVALID;
    appData.usbDeviceIsConfigured = false;
    appData.idleRate = 0;

    /* Initialize USB Task State Machine appData members */
    appData.receiveDataBuffer = &receiveDataBuffer[0];
    appData.transmitDataBuffer = &transmitDataBuffer[0];
    appData.stateUSB = USB_STATE_INIT;
}
```

#### STEP 8: Handle the Detach

In the Harmony version we are using, USB\_DEVICE\_EVENT\_DECONFIGURED and USB\_DEVICE\_EVENT\_RESET events are not passed to the Application USB Device Event Handler Function. So the usbDeviceIsConfigured flag of appData structure needs to be set as false inside the USB\_DEVICE\_EVENT\_POWER\_REMOVED event.

Find the power removed case (USB\_DEVICE\_EVENT\_POWER\_REMOVED), in the APP\_USBDeviceEventHandler() function, in app.c file and set the member usbDeviceIsConfigured of appData structure to false.

```
case USB_DEVICE_EVENT_POWER_REMOVED:
    /* VBUS is not available any more. Detach the device. */
    /* STEP 8: Handle the detach */
    USB_DEVICE_Detach(appData.handleUsbDevice);
    appData.usbDeviceIsConfigured = false;
    /* This is reached from Host to Device */
    break;
```

#### STEP 9: Handle the HID Events

The two flags you declared in Step 5 will be used by the USB State Machine to check the status of the previous report receive or transmit transaction. The status of those two flags need to be updated when the two HID events (report sent and report received) are passed to the Application HID Event Handler Function. You need to be sure that the event is related to the request you made and, for this purpose, you can compare the transfer handle of the request with the transfer handle available in the event: if they match, the event is related to the ongoing request.

Find the APP\_USBDeviceHIDEventHandler() function in app.c file, add a local variable to cast the eventData parameter and update the two flags, one in the report received event, one in the report sent event; don't forget to check if the transfer handles are matching before setting the flag to true. To match the transfer handle you need to cast the eventData parameter to the USB Device HID Report Event Data Type; there are two events and two types, one for report received and one for report sent.

```
static void APP_USBDeviceHIDEventHandler
(
    USB_DEVICE_HID_INDEX hidInstance,
    USB_DEVICE_HID_EVENT event,
    void * eventData,
    uintptr_t userData
)
{
    APP_DATA * appData = (APP_DATA *)userData;
    switch(event)
    {
        case USB_DEVICE_HID_EVENT_REPORT_SENT:
        {
            /* This means a Report has been sent. We are free to send next
            * report. An application flag can be updated here. */
```

```
/* Handle the HID Report Sent event */
            USB_DEVICE_HID_EVENT_DATA_REPORT_SENT * report =
                    (USB_DEVICE_HID_EVENT_DATA_REPORT_SENT *)eventData;
            if(report->handle == appData->txTransferHandle )
                // Transfer progressed.
                appData->hidDataTransmitted = true;
            break;
        case USB DEVICE HID EVENT REPORT RECEIVED:
            /* This means Report has been received from the Host. Report
             * received can be over Interrupt OUT or Control endpoint based on
             * Interrupt OUT endpoint availability. An application flag can be
             * updated here. */
            /* Handle the HID Report Received event */
            USB_DEVICE_HID_EVENT_DATA_REPORT_RECEIVED * report =
                    (USB_DEVICE_HID_EVENT_DATA_REPORT_RECEIVED *)eventData;
            if(report->handle == appData->rxTransferHandle )
                // Transfer progressed.
                appData->hidDataReceived = true;
            break;
        }
   [...]
}
```

#### STEP 10: Create the USB State Machine

The Basic HID Device template that was used to generate the code expects the USB State machine to be placed inside the USB\_Task() function; that state machine will be executed until the usbDeviceIsConfigured member of appData structure, is true.

When the USB cable is unplugged, the state machine is no longer executed but you need to reset it to the initial state to be ready for the next USB connection.

Find the if(appData.usbDeviceIsConfigured) statement of USB\_Task() function in app.c file and add the else statement to set the USB State Machine state member of the appData structure to its initial state (e.g. USB\_STATE\_INIT).

Inside the if statement of the USB\_Task() function, you can place the requested state machine; you can create it using a switch statement with four cases, one for each state you declared in the enumeration type you defined in Step 4. Find the if(appData.usbDevicelsConfigured) statement of the USB\_Task() function and add a switch statement for the USB State Machine state member of the appData structure and a case for each entry of the enumeration type of that state member.

Inside the initialization state of the switch statement add the code to set the transmission flag to true and the two transfer handles to invalid

(USB\_DEVICE\_HID\_TRANSFER\_HANDLE\_INVALID), set the USB State Machine state member of appData structure to the state that schedules a receive request (e.g. USB\_STATE\_SCHEDULE\_READ).

```
static void USB Task (void)
    if(appData.usbDeviceIsConfigured)
        /* Write USB HID Application Logic here. Note that this function is
         * being called periodically the APP_Tasks() function. The application
         * logic should be implemented as state machine. It should not block */
        switch (appData.stateUSB)
            case USB_STATE_INIT:
                appData.hidDataTransmitted = true;
                appData.txTransferHandle = USB DEVICE HID TRANSFER HANDLE INVALID;
                appData.rxTransferHandle = USB DEVICE HID TRANSFER HANDLE INVALID;
                appData.stateUSB = USB STATE SCHEDULE READ;
                break;
            case USB STATE SCHEDULE READ:
                appData.hidDataReceived = false;
                USB_DEVICE_HID_ReportReceive (USB_DEVICE_HID_INDEX_0,
                    &appData.rxTransferHandle, appData.receiveDataBuffer, 64 );
                appData.stateUSB = USB STATE WAITING FOR DATA;
                break:
            case USB STATE WAITING FOR DATA:
                if( appData.hidDataReceived )
                    if (appData.receiveDataBuffer[0]==0x01)
```

```
BSP_LED_1Toggle();
                    appData.stateUSB = USB_STATE_SCHEDULE_READ;
                }
                else if (appData.receiveDataBuffer[0]==0x02)
                    BSP_LED_2Toggle();
                    appData.stateUSB = USB_STATE_SCHEDULE_READ;
                else if (appData.receiveDataBuffer[0]==0x03)
                    BSP_LED_3Toggle();
                    appData.stateUSB = USB_STATE_SCHEDULE_READ;
                }
                else if (appData.receiveDataBuffer[0]==0x00)
                    appData.stateUSB = USB STATE SEND REPORT;
                }
                else
                {
                    appData.stateUSB = USB STATE SCHEDULE READ;
                }
            }
            break;
        case USB_STATE_SEND_REPORT:
            if(appData.hidDataTransmitted)
            {
                if( BSP_SwitchStateGet(BSP_SWITCH_1) ==
                      BSP_SWITCH_STATE_PRESSED )
                {
                    appData.transmitDataBuffer[0] = 0x00;
                }
                else
                {
                    appData.transmitDataBuffer[0] = 0x01;
                }
                appData.hidDataTransmitted = false;
                USB DEVICE HID ReportSend (USB DEVICE HID INDEX 0,
                    &appData.txTransferHandle, appData.transmitDataBuffer, 1);
                appData.stateUSB = USB_STATE_SCHEDULE_READ;
            }
            break;
}
```

```
else
{
    /* Reset the USB Task State Machine */
    appData.stateUSB = USB_STATE_INIT;
}
```

# STEP 11: Schedule a New Report Receive Request

To receive a report from the USB host, you need to schedule a report receive request by using the API provided for the USB HID Function Driver.

Before scheduling the request, the reception flag needs to be set to false to check when the request is completed (you set it to true in the report received complete event in Step 9).

After scheduling the request, the USB State Machine state needs to be moved to the waiting for data state.

Inside the schedule read state of the switch statement of the USB\_Task() function, add the code to set the reception flag to false, then schedule a new report receive request and finally set the USB State Machine state member of appData structure to the state that waits for data from the USB host (e.g. USB\_STATE\_WAITING\_FOR\_DATA).

# STEP 12: Receive, Prepare and Send Reports

When the report is received, the reception flag is set to true; that means there is valid data in the reception buffer. Inside the switch of the USB\_Task() function the state is set to USB\_STATE\_WAITING\_FOR\_DATA and are checked the next commands that are sent by the Linux USB host driver:

- **0x01**: Toggle the LED1. The state is set to USB\_STATE\_SCHEDULE\_READ.
- 0x02: Toggle the LED2. The state is set to USB\_STATE\_SCHEDULE\_READ.
- 0x03: Toggle the LED3. The state is set to USB\_STATE\_SCHEDULE\_READ.


• **0x00**: The USB device gets the Pushbutton state. The state is set to USB\_STATE\_SEND\_REPORT. The HID device replies with a report to the host, where the first byte is the status of the S1 button ("0x00" pressed, "0x01" not pressed).

```
case USB_STATE_WAITING_FOR_DATA:
   if( appData.hidDataReceived )
          if (appData.receiveDataBuffer[0]==0x01)
          {
                  BSP_LED_1Toggle();
                  appData.stateUSB = USB_STATE_SCHEDULE_READ;
           else if (appData.receiveDataBuffer[0]==0x02)
                  BSP_LED_2Toggle();
                  appData.stateUSB = USB_STATE_SCHEDULE_READ;
           else if (appData.receiveDataBuffer[0]==0x03)
                  BSP_LED_3Toggle();
                  appData.stateUSB = USB_STATE_SCHEDULE_READ;
           else if (appData.receiveDataBuffer[0]==0x00)
                  appData.stateUSB = USB_STATE_SEND_REPORT;
           }
           else
                  appData.stateUSB = USB_STATE_SCHEDULE_READ;
           }
     }
     break;
 case USB_STATE_SEND_REPORT:
     if(appData.hidDataTransmitted)
          if( BSP_SwitchStateGet(BSP_SWITCH_1) == BSP_SWITCH_STATE_PRESSED )
           {
                 appData.transmitDataBuffer[0] = 0x00;
           }
           else
                 appData.transmitDataBuffer[0] = 0x01;
           }
```

# STEP 13: Program The Application

Power the PIC32MX470 Curiosity Development Board from a Host PC through a Type-A male to mini-B USB cable connected to Mini-B port (J3). Ensure that a jumper is placed in J8 header (between 4 & 3) to select supply from debug USB connector.

Build the code and program the device by clicking on the program button as shown below.



# LAB 13.2: "USB LED" Module

In the previous lab, you developed the firmware for a fully functional USB HID device that is able to send and receive data by using HID reports. Now, you are going to develop a Linux USB host driver to control that USB device. The driver will send USB commands to toggle LED1, LED2 and LED3 of the PIC32MX470 Curiosity Development Board; it will receive the command from the Linux user space through a sysfs entry and then retransmit it to the PIC32MX HID device. The command values can be 0x01, 0x02, or 0x03. The HID device must toggle LED1 when it receives 0x01, LED2 when it receives 0x02 and LED3 when it receives 0x03 in the report .

You will use the Raspberry Pi 3 Model B board to implement this driver.

You have to stop hid-generic driver from taking control of our custom driver, so you will include our driver's USB\_VENDOR\_ID and USB\_DEVICE\_ID in the list hid\_have\_special\_driver[]. Open hid-quirks.c file under /linux/drivers/hid folder in your host PC and add the next line of code (in bold) to the end of the list:

You have modified the kernel sources, so you have to compile the new kernel and send it to the Raspberry Pi 3:

```
~/linux$ make ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf- zImage
~/linux$ scp arch/arm/boot/zImage root@10.0.0.10:/boot/kernel7.img
```

Reboot the system to launch the new kernel.

Connect the USB Micro-B port (J12) of the PIC32MX470 Curiosity Development Board to one of the four USB Host Type-A connectors of the Raspberry Pi 4 Model B board.

# LAB 13.2 Code Description of the "USB LED" Module

The main code sections of the driver will now be described:

1. Include the function headers:

```
#include tinux/slab.h>
#include <linux/module.h>
#include <linux/usb.h>
```

2. Create the ID table to support hotplugging. The Vendor ID and Product ID values have to match with the ones used in the PIC32MX USB HID device.

3. Create a private structure that will store the driver's data.

```
struct usb_led {
        struct usb_device *udev;
        u8 led_number;
};
```

4. See below an extract of the probe() routine with the main lines of code to set up the driver commented.

```
static int led probe(struct usb interface *interface,
                  const struct usb device id *id)
{
      /* Get the usb_device structure from the usb_interface one */
      struct usb device *udev = interface to usbdev(interface);
      struct usb_led *dev = NULL;
      int retval = -ENOMEM;
      dev_info(&interface->dev, "led_probe() function is called.\n");
      /* Allocate our private data structure */
      dev = kzalloc(sizeof(struct usb_led), GFP_KERNEL);
      /* store the usb device in our data structure */
      dev->udev = usb get dev(udev);
      /* Attach the USB device data to the USB interface */
      usb set intfdata(interface, dev);
      /* create a led sysfs entry to interact with the user space */
      device create file(&interface->dev, &dev attr led);
      return 0;
}
```

5. Write the led\_store() function. Every time your user space application writes to the led sysfs entry (/sys/bus/usb/devices/1-1.3:1.0/led) under the USB device, the driver's led\_store() function is called. The usb\_led structure associated to the USB device is recovered by using the usb\_get\_intfdata() function. The command written to the led sysfs entry is stored in the val variable. Finally, you will send the command value via USB by using the usb\_bulk\_msg() function.

The kernel provides two usb\_bulk\_msg() and usb\_control\_msg() helper functions that make it possible to transfer simple bulk and control messages without having to create an urb structure, initialize it, submit it and wait for its completion handler. These functions are synchronous and will make your code sleep. You must not call them from interrupt context or with a spinlock held.

```
int usb_bulk_msg(struct usb_device * usb_dev, unsigned int pipe, void * data,
int len, int * actual_length, int timeout);
```

See below a short description for the usb bulk msg() parameters:

- **usb\_dev**: pointer to the usb device to send the message to
- pipe: endpoint "pipe" to send the message to
- data: pointer to the data to send
- len: length in bytes of the data to send
- actual\_length: pointer to a location to put the actual length transferred in bytes
- timeout: time in msecs to wait for the message to complete before timing out

See below an extract of the led\_store() routine:

```
static ssize_t led_store(struct device *dev, struct device_attribute *attr,
                            const char *buf, size_t count)
     {
           struct usb interface *intf = to usb interface(dev);
           struct usb led *led = usb get intfdata(intf);
           u8 val:
           /* transform char array to u8 value */
           kstrtou8(buf, 10, &val);
           led->led number = val;
           /* Toggle led */
           usb_bulk_msg(led->udev, usb_sndctrlpipe(led->udev, 1),
                          &led->led number,
                          1,
                          NULL,
                          0);
           return count;
     }
     static DEVICE ATTR RW(led);
6. Add a struct usb driver structure that will be registered to the USB core:
     static struct usb driver led driver = {
           .name = "usbled",
.probe = led_probe,
            .disconnect = led disconnect,
           .id table = id table,
```

7. Register your driver with the USB bus:

```
module_usb_driver(led_driver);
```

**}**;

8. Build the module and load it to the target processor. Download the linux\_5.4\_rpi3\_drivers.zip file from the github of the book and unzip it in the home folder of your Linux host:

```
~/linux_5.4_rpi3_drivers$ cd Chapter13_USB_drivers
Compile and deploy the drivers to the Raspberry Pi 3 Model B board:
~/linux_5.4_rpi3_drivers/Chapter13_USB_drivers$ make
~/linux_5.4_rpi3_drivers/Chapter13_USB_drivers$ make deploy
```

See in the next **Listing 13-1** the "USB LED" driver source code (usb\_led.c).

# Listing 13-1: usb\_led.c

```
#include <linux/slab.h>
#include <linux/module.h>
#include <linux/usb.h>
#define USBLED VENDOR ID 0x04D8
#define USBLED PRODUCT ID0x003F
/* table of devices that work with this driver */
static const struct usb device id id table[] = {
   { USB_DEVICE(USBLED_VENDOR_ID, USBLED_PRODUCT_ID) },
   { }
};
MODULE DEVICE TABLE(usb, id table);
struct usb led {
   struct usb device *udev;
   u8 led number;
};
static ssize t led show(struct device *dev, struct device attribute *attr,
                    char *buf)
{
   struct usb interface *intf = to usb interface(dev);
   struct usb_led *led = usb_get_intfdata(intf);
   return sprintf(buf, "%d\n", led->led_number);
}
static ssize t led store(struct device *dev, struct device attribute *attr,
                   const char *buf, size_t count)
   struct usb interface *intf = to usb interface(dev);
   struct usb led *led = usb get intfdata(intf);
   u8 val;
   int error, retval;
   dev info(&intf->dev, "led store() function is called.\n");
```

```
/* transform char array to u8 value */
   error = kstrtou8(buf, 10, &val);
   if (error)
          return error;
   led->led number = val;
   if (val == 1 || val == 2 || val == 3)
          dev_info(&led->udev->dev, "led = %d\n", led->led_number);
   else {
          dev info(&led->udev->dev, "unknown led %d\n", led->led number);
          retval = -EINVAL;
          return retval;
   }
   /* Toggle led */
   retval = usb_bulk_msg(led->udev, usb_sndctrlpipe(led->udev, 1),
                          &led->led number,
                          1,
                          NULL,
                          0);
   if (retval) {
          retval = -EFAULT;
          return retval;
   }
   return count;
static DEVICE ATTR RW(led);
static int led_probe(struct usb_interface *interface,
               const struct usb_device_id *id)
   struct usb device *udev = interface to usbdev(interface);
   struct usb_led *dev = NULL;
   int retval = -ENOMEM;
   dev info(&interface->dev, "led probe() function is called.\n");
   dev = kzalloc(sizeof(struct usb led), GFP KERNEL);
   if (!dev) {
          dev err(&interface->dev, "out of memory\n");
          retval = -ENOMEM;
          goto error;
   }
   dev->udev = usb_get_dev(udev);
   usb_set_intfdata(interface, dev);
```

```
retval = device_create_file(&interface->dev, &dev_attr_led);
   if (retval)
          goto error create file;
   return 0;
error create file:
   usb put dev(udev);
   usb_set_intfdata(interface, NULL);
error:
   kfree(dev);
   return retval;
}
static void led disconnect(struct usb interface *interface)
   struct usb_led *dev;
   dev = usb get intfdata(interface);
   device remove file(&interface->dev, &dev attr led);
   usb set intfdata(interface, NULL);
   usb put dev(dev->udev);
   kfree(dev);
   dev_info(&interface->dev, "USB LED now disconnected\n");
}
static struct usb_driver led_driver = {
   .name =
                  "usbled",
   .probe =
                  led_probe,
   .disconnect = led_disconnect,
   .id table =
                  id_table,
};
module_usb_driver(led_driver);
MODULE LICENSE("GPL");
MODULE AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
MODULE DESCRIPTION("This is a synchronous led usb controlled module");
```

# usb led.ko Demonstration

```
* Connect the PIC32MX470 Curiosity Development Board USB Micro-B port (J12) to
 * one of the four USB HostType-A connectors of the Raspberry Pi 3 Model B board.
 * Power the Raspberry Pi 3 Model B board to boot the processor. Keep the
 * PIC32MX470 board powered off
root@raspberrypi:/home# insmod usb led.ko /* load the module */
usb led: loading out-of-tree module taints kernel.
usbcore: registered new interface driver usbled
/* power now the PIC32MX Curiosity board */
root@raspberrypi:/home# usb 1-1.3: new full-speed USB device number 5 using
dwc otg
usb 1-1.3: New USB device found, idVendor=04d8, idProduct=003f, bcdDevice= 1.00
usb 1-1.3: New USB device strings: Mfr=1, Product=2, SerialNumber=0
usb 1-1.3: Product: LED USB HID Demo
usb 1-1.3: Manufacturer: Microchip Technology Inc.
usbled 1-1.3:1.0: led probe() function is called.
/* check the new created USB device */
root@raspberrypi:/home# cd /sys/bus/usb/devices/1-1.3:1.0
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# ls
                  bInterfaceProtocol ep 01
authorized
                                                 power
bAlternateSetting bInterfaceSubClass ep 81
                                                 subsystem
bInterfaceClass
                  bNumEndpoints
                                       led
                                                 supports autosuspend
bInterfaceNumber
                                      modalias uevent
                  driver
/* Read the configurations of the USB device */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# cat bNumEndpoints
02
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0/ep_01# cat direction
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0/ep 81# cat direction
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# cat bAlternateSetting
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# cat bInterfaceClass
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# cat bNumEndpoints
/* Switch on the LED1 of the PIC32MX Curiosity board */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 1 > led
usbled 1-1.3:1.0: led store() function is called.
usb 1-1.3: led = 1
```

```
/* Switch on the LED2 of the PIC32MX Curiosity board */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 2 > led
usbled 1-1.3:1.0: led_store() function is called.
usb 1-1.3: led = 2
/* Switch on the LED3 of the PIC32MX Curiosity board */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 3 > led
usbled 1-1.3:1.0: led_store() function is called.
usb 1-1.3: led = 3
/* read the led status */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# cat led
3
root@raspberrypi:/home# rmmod usb_led.ko /* remove the module */
usbcore: deregistering interface driver usbled
usbled 1-1.3:1.0: USB LED now disconnected
```

# LAB 13.3: "USB LED and Switch" Module

In this new lab, you will increase the functionality of the previous driver. Besides controlling three LEDs connected to the USB device, the Linux host driver will receive a Pushbutton (S1 switch of the PIC32MX470 Curiosity Development Board) state from the USB HID device. The driver will send a command to the USB device with value 0x00, then the HID device will reply with a report, where the first byte is the status of the S1 button ("0x00" pressed, "0x01" not pressed). In this driver, unlike the previous one, the communication between the host and the device is done asynchronously by using USB Request Blocks (urbs).

# LAB 13.3 Code Description of the "USB LED and Switch" Module

The main code sections of the driver will now be described:

Include the function headers:

```
#include <linux/slab.h>
#include <linux/module.h>
#include <linux/usb.h>
```

2. Create the ID table to support hotplugging. The Vendor ID and Product ID values have to match with the ones used in the PIC32MX USB HID device.

3. Create a private structure that will store the driver's data.

```
struct usb led {
      struct usb device
                           *udev:
      struct usb interface *intf;
     struct urb
                            *interrupt out urb;
                            *interrupt in urb;
     struct urb
     struct usb endpoint descriptor *interrupt out endpoint;
     struct usb endpoint descriptor *interrupt in endpoint;
     u8
                    irq data;
     u8
                    led number;
      u8
                    ibuffer;
      int
                    interrupt out interval;
      int
                    ep in;
      int
                    ep_out;
};
```

4. See below an extract of the probe() routine with the main lines of code to configure the driver commented.

```
static int led probe(struct usb interface *intf,
                  const struct usb device id *id)
{
      struct usb device *udev = interface to usbdev(intf);
      /* Get the current altsetting of the USB interface */
      struct usb host interface *altsetting = intf->cur altsetting;
      struct usb endpoint descriptor *endpoint;
      struct usb led *dev = NULL;
      int ep;
      int ep_in, ep_out;
      int size;
       * Find the last interrupt out endpoint descriptor
       * to check its number and its size
       * Just for teaching purposes
      usb find last int out endpoint(altsetting, &endpoint);
      /* get the endpoint's number */
      ep = usb endpoint num(endpoint); /* value from 0 to 15, it is 1 */
      size = usb endpoint maxp(endpoint);
```

```
/* Validate endpoint and size */
if (size <= 0) {
       dev info(&intf->dev, "invalid size (%d)", size);
       return -ENODEV;
}
dev_info(&intf->dev, "endpoint size is (%d)", size);
dev_info(&intf->dev, "endpoint number is (%d)", ep);
/* Get the two addresses (IN and OUT) of the Endpoint 1 */
ep in = altsetting->endpoint[0].desc.bEndpointAddress;
ep out = altsetting->endpoint[1].desc.bEndpointAddress;
/* Allocate our private data structure */
dev = kzalloc(sizeof(struct usb led), GFP KERNEL);
/* Store values in the data structure */
dev->ep in = ep in;
dev->ep out = ep out;
dev->udev = usb get dev(udev);
dev->intf = intf;
/* allocate the int out urb structure */
dev->interrupt out urb = usb alloc urb(0, GFP KERNEL);
/* initialize the int out urb */
usb fill int urb(dev->interrupt out urb,
              dev->udev,
              usb sndintpipe(dev->udev, ep out),
              (void *)&dev->irq_data,
              1,
              led_urb_out_callback, dev, 1);
/* allocate the int in urb structure */
dev->interrupt in urb = usb alloc urb(0, GFP KERNEL);
if (!dev->interrupt in urb)
       goto error out;
/* initialize the int in urb */
usb fill int urb(dev->interrupt in urb,
              dev->udev,
              usb rcvintpipe(dev->udev, ep in),
              (void *)&dev->ibuffer,
              1,
              led urb in callback, dev, 1);
/* Attach the device data to the interface */
usb_set_intfdata(intf, dev);
```

```
/* create the led sysfs entry to interact with the user space */
device_create_file(&intf->dev, &dev_attr_led);

/* Submit the interrrupt IN URB */
usb_submit_urb(dev->interrupt_in_urb, GFP_KERNEL);

return 0;
}
```

5. Write the led\_store() function. Every time your user space application writes to the led sysfs entry (/sys/bus/usb/devices/1-1.3:1.0/led) under the USB device, the driver's led\_store() function is called. The usb\_led structure associated to the USB device is recovered by using the usb\_get\_intfdata() function. The command written to the led sysfs entry is stored in the irq\_data variable. Finally, you will send the command value via USB by using the usb\_submit\_urb() function.

See below an extract of the led\_store() routine:

6. Create OUT and IN URB's completion callbacks. The interrupt OUT completion callback merely checks the URB status and returns. The interrupt IN completion callback checks the URB status, then reads the ibuffer to know the status received from the PIC32MX board's S1 switch, and finally re-submits the interrupt IN URB.

```
static void led_urb_out_callback(struct urb *urb)
{
    struct usb_led *dev;
    dev = urb->context;
```

```
/* sync/async unlink faults aren't errors */
           if (urb->status) {
                   if (!(urb->status == -ENOENT ||
                       urb->status == -ECONNRESET ||
                       urb->status == -ESHUTDOWN))
                          dev err(&dev->udev->dev,
                                  "%s - nonzero write status received: %d\n",
                                  __func__, urb->status);
           }
     }
     static void led_urb_in_callback(struct urb *urb)
     {
           int retval;
           struct usb led *dev;
           dev = urb->context;
           if (urb->status) {
                   if (!(urb->status == -ENOENT ||
                       urb->status == -ECONNRESET ||
                       urb->status == -ESHUTDOWN))
                          dev err(&dev->udev->dev,
                                  "%s - nonzero write status received: %d\n",
                                  __func__, urb->status);
           }
           if (dev \rightarrow ibuffer == 0x00)
                   pr_info ("switch is ON.\n");
           else if (dev->ibuffer == 0x01)
                   pr_info ("switch is OFF.\n");
           else
                   pr_info ("bad value received\n");
           usb submit urb(dev->interrupt in urb, GFP KERNEL);
     }
7. Add a struct usb driver structure that will be registered to the USB core:
     static struct usb driver led driver = {
                          "usbled",
           .name =
           .probe =
                          led probe,
           .disconnect = led disconnect,
                          id table,
           .id table =
     };
8. Register your driver with the USB bus:
```

module usb driver(led driver);

9. Build the module and load it to the target processor:

See in the next **Listing 13-2** the "USB LED and Switch" driver source code (usb\_urb\_int\_led.c).

# Listing 13-2: usb\_urb\_int\_led.c

```
#include <linux/slab.h>
#include <linux/module.h>
#include <linux/usb.h>
#define USBLED VENDOR ID 0x04D8
#define USBLED PRODUCT ID0x003F
static void led urb out callback(struct urb *urb);
static void led_urb_in_callback(struct urb *urb);
/* table of devices that work with this driver */
static const struct usb device id id table[] = {
   { USB_DEVICE(USBLED_VENDOR_ID, USBLED_PRODUCT_ID) },
   { }
MODULE DEVICE TABLE(usb, id table);
struct usb led {
   struct usb device *udev;
   struct usb interface *intf;
                   *interrupt out urb;
   struct urb
                    *interrupt in urb;
   struct urb
   struct usb endpoint descriptor *interrupt out endpoint;
   struct usb endpoint descriptor *interrupt in endpoint;
                    irq data;
   u8
                    led number;
                    ibuffer;
   u8
                    interrupt out interval;
   int
   int ep_in;
   int ep_out;
};
static ssize t led show(struct device *dev, struct device attribute *attr,
                    char *buf)
{
   struct usb interface *intf = to usb interface(dev);
   struct usb_led *led = usb_get_intfdata(intf);
   return sprintf(buf, "%d\n", led->led number);
}
static ssize t led store(struct device *dev, struct device attribute *attr,
```

```
const char *buf, size_t count)
{
   struct usb interface *intf = to usb interface(dev);
   struct usb led *led = usb get intfdata(intf);
   u8 val;
   int error, retval;
   dev_info(&intf->dev, "led_store() function is called.\n");
   /* transform char array to u8 value */
   error = kstrtou8(buf, 10, &val);
   if (error)
          return error;
   led->led number = val;
   led->irq data = val;
   if (val == 0)
          dev_info(&led->udev->dev, "read status\n");
   else if (val == 1 || val == 2 || val == 3)
          dev_info(&led->udev->dev, "led = %d\n", led->led_number);
    else {
          dev info(&led->udev->dev, "unknown value %d\n", val);
          retval = -EINVAL;
          return retval;
    }
   /* send the data out */
   retval = usb submit urb(led->interrupt out urb, GFP KERNEL);
   if (retval) {
          dev err(&led->udev->dev,
                  "Couldn't submit interrupt_out_urb %d\n", retval);
          return retval;
   }
   return count;
static DEVICE ATTR RW(led);
static void led urb out callback(struct urb *urb)
{
   struct usb led *dev;
   dev = urb->context;
   dev_info(&dev->udev->dev, "led_urb_out_callback() function is called.\n");
   /* sync/async unlink faults aren't errors */
```

```
if (urb->status) {
          if (!(urb->status == -ENOENT ||
               urb->status == -ECONNRESET ||
               urb->status == -ESHUTDOWN))
                  dev err(&dev->udev->dev,
                          "%s - nonzero write status received: %d\n",
                         __func__, urb->status);
   }
}
static void led urb in callback(struct urb *urb)
   int retval;
   struct usb_led *dev;
   dev = urb->context;
   dev_info(&dev->udev->dev, "led_urb_in_callback() function is called.\n");
   if (urb->status) {
          if (!(urb->status == -ENOENT ||
               urb->status == -ECONNRESET ||
               urb->status == -ESHUTDOWN))
                  dev err(&dev->udev->dev,
                         "%s - nonzero write status received: %d\n",
                         __func__, urb->status);
   }
   if (dev \rightarrow ibuffer == 0x00)
          pr_info ("switch is ON.\n");
   else if (dev->ibuffer == 0x01)
          pr_info ("switch is OFF.\n");
   else
          pr info ("bad value received\n");
   retval = usb submit urb(dev->interrupt in urb, GFP KERNEL);
   if (retval)
          dev err(&dev->udev->dev,
                  "Couldn't submit interrupt in urb %d\n", retval);
}
static int led probe(struct usb interface *intf,
                const struct usb_device_id *id)
{
   struct usb device *udev = interface to usbdev(intf);
   struct usb_host_interface *altsetting = intf->cur_altsetting;
   struct usb_endpoint_descriptor *endpoint;
   struct usb_led *dev = NULL;
```

```
int ep;
int ep_in, ep_out;
int retval, size, res;
dev_info(&intf->dev, "led_probe() function is called.\n");
res = usb find last int out endpoint(altsetting, &endpoint);
if (res) {
       dev info(&intf->dev, "no endpoint found");
       return res;
}
ep = usb_endpoint_num(endpoint); /* value from 0 to 15, it is 1 */
size = usb_endpoint_maxp(endpoint);
/* Validate endpoint and size */
if (size <= 0) {
       dev_info(&intf->dev, "invalid size (%d)", size);
       return - ENODEV;
}
dev_info(&intf->dev, "endpoint size is (%d)", size);
dev_info(&intf->dev, "endpoint number is (%d)", ep);
ep in = altsetting->endpoint[0].desc.bEndpointAddress;
ep_out = altsetting->endpoint[1].desc.bEndpointAddress;
dev_info(&intf->dev, "endpoint in address is (%d)", ep in);
dev_info(&intf->dev, "endpoint out address is (%d)", ep_out);
dev = kzalloc(sizeof(struct usb_led), GFP_KERNEL);
if (!dev)
       return - ENOMEM;
dev->ep in = ep in;
dev->ep_out = ep_out;
dev->udev = usb get dev(udev);
dev->intf = intf;
/* allocate int out urb structure */
dev->interrupt out urb = usb alloc urb(0, GFP KERNEL);
if (!dev->interrupt out urb)
       goto error_out;
/* initialize int out urb */
```

```
usb_fill_int_urb(dev->interrupt_out_urb,
                  dev->udev,
                  usb sndintpipe(dev->udev, ep out),
                  (void *)&dev->irq data,
                  1,
                  led_urb_out_callback, dev, 1);
   /* allocate int in urb structure */
   dev->interrupt in urb = usb alloc urb(0, GFP KERNEL);
   if (!dev->interrupt_in_urb)
          goto error out;
   /* initialize int_in_urb */
   usb_fill_int_urb(dev->interrupt_in urb,
                  dev->udev,
                  usb rcvintpipe(dev->udev, ep in),
                  (void *)&dev->ibuffer,
                  1,
                  led urb in callback, dev, 1);
   usb set intfdata(intf, dev);
   retval = device create file(&intf->dev, &dev attr led);
   if (retval)
          goto error_create_file;
   retval = usb submit urb(dev->interrupt in urb, GFP KERNEL);
   if (retval) {
          dev err(&dev->udev->dev,
                  "Couldn't submit interrupt_in_urb %d\n", retval);
          device_remove_file(&intf->dev, &dev_attr_led);
          goto error_create_file;
   }
   dev_info(&dev->udev->dev,"int_in_urb submitted\n");
   return 0;
error create file:
   usb free urb(dev->interrupt out urb);
   usb free urb(dev->interrupt in urb);
   usb put dev(udev);
   usb set intfdata(intf, NULL);
error out:
   kfree(dev);
   return retval;
```

}

```
static void led disconnect(struct usb interface *interface)
   struct usb led *dev;
   dev = usb get intfdata(interface);
   device remove file(&interface->dev, &dev attr led);
   usb free urb(dev->interrupt out urb);
   usb free urb(dev->interrupt in urb);
   usb set intfdata(interface, NULL);
   usb put dev(dev->udev);
   kfree(dev);
   dev info(&interface->dev, "USB LED now disconnected\n");
}
static struct usb_driver led_driver = {
             "usbled",
   .name =
   .probe = led probe,
   .disconnect = led disconnect,
   .id table = id table,
};
module usb driver(led driver);
MODULE LICENSE("GPL");
MODULE AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
MODULE DESCRIPTION("This is a led/switch usb controlled module with irq in/out
endpoints");
```

### usb\_urb\_int\_led.ko Demonstration

```
/*
  * Connect the PIC32MX470 Curiosity Development Board USB Micro-B port (J12) to
  * one of the four USB HostType-A connectors of the Raspberry Pi 3 Model B board.
  * Power the Raspberry Pi 3 Model B board to boot the processor. Keep the
  * PIC32MX470 board powered off
  */
  root@raspberrypi:/home# insmod usb_urb_int_led.ko /* load the module */
  usb_urb_int_led: loading out-of-tree module taints kernel.
  usbcore: registered new interface driver usbled

/* power now the PIC32MX Curiosity board */
  root@raspberrypi:/home# usb 1-1.3: new full-speed USB device number 4 using
  dwc_otg
  usb 1-1.3: New USB device found, idVendor=04d8, idProduct=003f, bcdDevice= 1.00
```

```
usb 1-1.3: New USB device strings: Mfr=1, Product=2, SerialNumber=0
usb 1-1.3: Product: LED USB HID Demo
usb 1-1.3: Manufacturer: Microchip Technology Inc.
usbled 1-1.3:1.0: led_probe() function is called.
usbled 1-1.3:1.0: endpoint size is (64)
usbled 1-1.3:1.0: endpoint number is (1)
usbled 1-1.3:1.0: endpoint in address is (129)
usbled 1-1.3:1.0: endpoint out address is (1)
usb 1-1.3: int in urb submitted
/* Go to the new created USB device */
root@raspberrypi:/home# cd /sys/bus/usb/devices/1-1.3:1.0
/* Switch on the LED1 of the PIC32MX Curiosity board */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 1 > led
usbled 1-1.3:1.0: led store() function is called.
usb 1-1.3: led = 1
usb 1-1.3: led urb out callback() function is called.
/* Switch on the LED2 of the PIC32MX Curiosity board */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 2 > led
usbled 1-1.3:1.0: led store() function is called.
usb 1-1.3: led = 2
usb 1-1.3: led urb out callback() function is called.
/* Switch on the LED3 of the PIC32MX Curiosity board */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 3 > led
usbled 1-1.3:1.0: led store() function is called.
usb 1-1.3: led = 3
usb 1-1.3: led_urb_out_callback() function is called.
/* Keep pressed the S1 switch of PIC32MX Curiosity board and get SW status*/
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 0 > led
usbled 1-1.3:1.0: led store() function is called.
usb 1-1.3: read status
usb 1-1.3: led urb out callback() function is called.
usb 1-1.3: led urb in callback() function is called.
switch is ON.
/* Release the S1 switch of PIC32MX Curiosity board and get SW status */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# echo 0 > led
usbled 1-1.3:1.0: led store() function is called.
usb 1-1.3: read status
usb 1-1.3: led urb out callback() function is called.
usb 1-1.3: led urb in callback() function is called.
switch is OFF.
root@raspberrypi:/home# rmmod usb_urb_int_led.ko /* remove the module */
```

```
usbcore: deregistering interface driver usbled
usb 1-1.3: led_urb_in_callback() function is called.
switch is OFF.
usb 1-1.3: Couldn't submit interrupt_in_urb -1
usbled 1-1.3:1.0: USB LED now disconnected
```

## LAB 13.4: "I2C to USB Multidisplay LED" Module

In the lab 6.2 of this book, you implemented a driver to control the Analog Devices LTC3206 I2C Multidisplay LED controller (http://www.analog.com/en/products/power-management/led-driver-ic/inductorless-charge-pump-led-drivers/ltc3206.html). In that lab 6.2, you controlled the LTC3206 device by using an I2C Linux driver. In this lab 13.4, you will write a Linux USB driver that is controlled from the user space by using the I2C Tools for Linux; to perform this task you will have to create a new I2C adapter within your created USB driver.


The driver model is recursive. In the following image, you can see all the needed drivers to control an I2C device through a PCI board that integrates an USB to I2C converter. These are the main steps to create this recursive driver model:

- First, you have to develop a PCI device driver that will create an USB adapter (the PCI device driver is the parent of the USB adapter driver).
- Second, you have to develop an USB device driver that will send USB data to the USB adapter driver through the USB Core; this USB device driver will also create an I2C adapter driver (the USB device driver is the parent of the I2C adapter driver).
- Finally, you will create an I2C device driver that will send data to the I2C adapter driver through the I2C Core and will create a struct file\_operations structure to define driver's functions which are called when the Linux user space reads, and writes to character devices.




This recursive model will be simplified in the driver of lab 13.4, where you are only going to execute the second step of the three previously mentioned. In this driver, the communication between the host and the device is done asynchronously by using an interrupt OUT URB.


Before developing the Linux driver, you must first add new Harmony configurations to the previous project ones. You must select the I2C Drivers option inside the Harmony Framework Configuration:



In the Pin Table of the MPLAB Harmony Configurator activate the SCL1 and SDA1 pins of the I2C1 controller:



Generate the code, save the modified configuration, and generate the project:




Now, you have to modify the generated app.c code. Go to the USB\_STATE\_WAITING\_FOR\_DATA case inside the USB\_Task() function. Basically, it is waiting for I2C data, which has been encapsulated inside an USB interrupt OUT URB; once the PIC32MX USB device receives the information, it forwards it via I2C to the LTC3206 device connected to the MikroBus 1 of the PIC32MX470 Curiosity Development Board.

```
static void USB Task (void)
    if(appData.usbDeviceIsConfigured)
        switch (appData.stateUSB)
            case USB STATE INIT:
                appData.hidDataTransmitted = true;
                appData.txTransferHandle = USB_DEVICE_HID_TRANSFER_HANDLE_INVALID;
                appData.rxTransferHandle = USB DEVICE HID TRANSFER HANDLE INVALID;
                appData.stateUSB = USB_STATE_SCHEDULE_READ;
                break;
            case USB STATE SCHEDULE READ:
                appData.hidDataReceived = false;
                /* receive from Host (OUT endpoint). It is a write
                 command to the LTC3206 device */
                USB DEVICE HID ReportReceive (USB DEVICE HID INDEX 0,
                    &appData.rxTransferHandle, appData.receiveDataBuffer, 64 );
                appData.stateUSB = USB_STATE_WAITING_FOR_DATA;
```

```
break;
         case USB STATE WAITING FOR DATA:
             if( appData.hidDataReceived )
                 DRV_I2C_Transmit (appData.drvI2CHandle_Master,
                                        0x36,
                                        &appData.receiveDataBuffer[0],
                                       NULL);
                 appData.stateUSB = USB_STATE_SCHEDULE_READ;
            break;
    }
else
       appData.stateUSB = USB_STATE_INIT;
}
You also need to open the I2C driver inside the APP_Tasks() function:
    /* Application's initial state. */
    case APP_STATE_INIT:
    {
        bool appInitialized = true;
         /* Open the I2C Driver for Slave device */
         appData.drvI2CHandle_Master = DRV_I2C_Open(DRV_I2C_INDEX_0,
                                                     DRV_IO_INTENT_WRITE);
         if ( appData.drvI2CHandle Master == (DRV HANDLE)NULL )
         {
             appInitialized = false;
         }
         /* Open the device layer */
         if (appData.handleUsbDevice == USB_DEVICE_HANDLE_INVALID)
         {
             appData.handleUsbDevice = USB_DEVICE_Open( USB_DEVICE_INDEX_0,
                                                    DRV IO INTENT READWRITE );
             if(appData.handleUsbDevice != USB_DEVICE_HANDLE_INVALID)
```

```
appInitialized = true;
}
else
{
    appInitialized = false;
}
```

Now, you must build the code and program the PIC32MX with the new aplication. You can download this new project from the book's Github.



You will use the LTC3206 **DC749A - Demo Board** (http://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/dc749a.html) to test the driver. You will connect the board to the MikroBUS 1 connector of the Curiosity PIC32MX470 Development Board. Connect the MikroBUS 1 SDA pin to the pin 7 (SDA) of the DC749A J1 connector and the MikroBUS 1 SCL pin to the pin 4 (SCL) of the DC749A J1 connector. Connect the MikroBUS 1 3.3V pin, the DC749A J20 DVCC pin and the DC749A pin 6 (ENRGB/S) to the DC749A Vin J2 pin. Do not forget to connect GND between the two boards.

**Note:** For the Curiosity PIC32MX470 Development Board, verify that the value of the series resistors mounted on the SCL and SDA lines of the mikroBUS 1 socket J5 are set to zero Ohms. If not, replace them with zero Ohm resistors. You can also take the SDA and SCL signals from the J6 connector if you do not want to replace the resistors.



# LAB 13.4 Code Description of the "I2C to USB Multidisplay LED" Module

The main code sections of the driver will now be described:

1. Include the function headers:

```
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/usb.h>
#include <linux/i2c.h>
```

2. Create the ID table to support hotplugging. The Vendor ID and Product ID values have to match with the ones used in the PIC32MX USB HID device.

3. Create a private structure that will store the driver's data.

```
struct usb_interface *interface;/* the interface for this device */
struct i2c_adapter adapter; /* i2c related things */
/* wq to wait for an ongoing write */
wait_queue_head_t usb_urb_completion_wait;
bool ongoing_usb_ll_op; /* all is in progress */
struct urb *interrupt_out_urb; /* interrupt out URB */
};
```

4. See below an extract of the probe() routine with the main lines of code to configure the driver commented.

```
static int ltc3206 probe(struct usb interface *interface,
                        const struct usb device id *id)
{
     /* Get the current altsetting of the USB interface */
     struct usb host interface *hostif = interface->cur altsetting;
     struct i2c ltc3206 *dev; /* the data structure */
     /* allocate data memory for our USB device and initialize it */
     kzalloc(sizeof(*dev), GFP KERNEL);
     /* get interrupt ep out address */
     dev->ep out = hostif->endpoint[1].desc.bEndpointAddress;
     dev->usb dev = usb get dev(interface to usbdev(interface));
     dev->interface = interface;
     /* declare dynamically a wait queue */
     init waitqueue head(&dev->usb urb completion wait);
     /* save our data pointer in this USB interface device */
     usb set intfdata(interface, dev);
     /* setup I2C adapter description */
     dev->adapter.owner = THIS MODULE;
     dev->adapter.class = I2C CLASS HWMON;
     dev->adapter.algo = &ltc3206 usb algorithm;
     i2c_set_adapdata(&dev->adapter, dev);
     /* Attach the I2C adapter to the USB interface */
     dev->adapter.dev.parent = &dev->interface->dev;
     /* initialize the I2C device */
     ltc3206 init(dev);
     /* and finally attach the adapter to the I2C layer */
     i2c add adapter(&dev->adapter);
     return 0;
```

5. Write the ltc3206\_init() function. Inside this function, you will allocate and initialize the interrupt OUT URB which is used for the communication between the host and the device. See below an extract of the ltc3206\_init() routine:

- 6. Create a struct i2c\_algorithm that represents the I2C transfer method. You will initialize two variables inside this structure:
  - master\_xfer: Issues a set of i2c transactions to the given I2C adapter defined by the
    msgs array, with num messages available to transfer via the adapter specified by
    adap.
  - **functionality**: Returns the flags that this algorithm/adapter pair supports from the I2C\_FUNC\_\* flags.

```
static const struct i2c_algorithm ltc3206_usb_algorithm = {
    .master_xfer = ltc3206_usb_i2c_xfer,
    .functionality = ltc3206_usb_func,
};
```

7. Write the |tc3206\_usb\_i2c\_xfer() function. This function will be called each time you write to the I2C adapter from the Linux user space. This function will call |tc32016\_i2c\_write() which stores the I2C data received from the Linux user space in the obuffer[] char array, then |tc32016\_i2c\_write() will call |tc3206\_||\_cmd() which submits the interrupt OUT URB to the USB device and waits for the URB's completion.

```
struct i2c_ltc3206 *dev = i2c_get_adapdata(adap);
      struct i2c_msg *pmsg;
      int ret, count;
      pr_info("number of i2c msgs is = %d\n", num);
      for (count = 0; count < num; count++) {</pre>
             pmsg = &msgs[count];
             ret = ltc3206_i2c_write(dev, pmsg);
             if (ret < 0)
                     goto abort;
      }
      /* if all the messages were transferred ok, return "num" */
      ret = num;
abort:
      return ret;
}
static int ltc3206 i2c write(struct i2c ltc3206 *dev,
                                    struct i2c msg *pmsg)
{
      u8 ucXferLen;
      int rv;
      u8 *pSrc, *pDst;
      /* I2C write lenght */
      ucXferLen = (u8)pmsg->len;
      pSrc = &pmsg->buf[0];
      pDst = &dev->obuffer[0];
      memcpy(pDst, pSrc, ucXferLen);
      pr_info("oubuffer[0] = %d\n", dev->obuffer[0]);
      pr_info("oubuffer[1] = %d\n", dev->obuffer[1]);
      pr info("oubuffer[2] = %d\n", dev->obuffer[2]);
      rv = 1tc3206_11_cmd(dev);
      if (rv < 0)
             return -EFAULT;
      return 0;
}
static int ltc3206_ll_cmd(struct i2c_ltc3206 *dev)
{
      int rv;
      /*
```

```
* tell everybody to leave the URB alone
      * we are going to write to the LTC3206
      */
     dev->ongoing usb 1l op = 1; /* doing USB communication */
      /* submit the interrupt out ep packet */
      if (usb_submit_urb(dev->interrupt_out_urb, GFP_KERNEL)) {
             dev err(&dev->interface->dev,
                            "ltc3206(ll): usb_submit_urb intr out failed\n");
             dev->ongoing usb 11 op = 0;
             return -EIO;
     }
     /* wait for its completion, the USB URB callback will signal it */
     rv = wait_event_interruptible(dev->usb_urb_completion_wait,
                    (!dev->ongoing_usb_ll_op));
     if (rv < 0) {
             dev_err(&dev->interface->dev, "ltc3206(ll): wait
                    interrupted\n");
             goto ll_exit_clear_flag;
     }
     return 0;
ll exit clear flag:
     dev->ongoing_usb_ll_op = 0;
     return rv;
}
```

8. Create the interrupt OUT URB's completion callback. The completion callback checks the URB status and re-submits the URB if there was an error status. If the transmission was successful, the callback wakes up the sleeping process and returns.

```
static void ltc3206_usb_cmpl_cbk(struct urb *urb)
{
      struct i2c ltc3206 *dev = urb->context;
      int status = urb->status;
      int retval;
      switch (status) {
                            /* success */
      case 0:
             break;
      case -ECONNRESET:
                           /* unlink */
      case -ENOENT:
      case -ESHUTDOWN:
             return;
      /* -EPIPE: should clear the halt */
                            /* error */
      default:
```

```
goto resubmit;
           }
            * wake up the waiting function
            * modify the flag indicating the ll status
           dev->ongoing usb 11 op = 0; /* communication is OK */
           wake up interruptible(&dev->usb urb completion wait);
           return;
     resubmit:
           retval = usb_submit_urb(urb, GFP_ATOMIC);
           if (retval) {
                   dev err(&dev->interface->dev,
                          "ltc3206(irq): can't resubmit intrerrupt urb, retval
     %d\n",
                          retval);
           }
9. Add a struct usb_driver structure that will be registered to the USB core:
     static struct usb driver ltc3206 driver = {
           .name = DRIVER NAME,
           .probe = 1tc3206 probe,
           .disconnect = ltc3206 disconnect,
           .id_table = ltc3206_table,
     };
```

10. Register your driver with the USB bus:

```
module_usb_driver(ltc3206_driver);
```

11. Build the module and load it to the target processor:

See in the next Listing 13-3 the "I2C to USB Multidisplay LED" driver source code (usb ltc3206.c).

# Listing 13-3: usb\_ltc3206.c

```
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/usb.h>
#include <linux/i2c.h>
#define DRIVER NAME
                         "usb-1tc3206"
#define USB_VENDOR_ID_LTC3206
                                        0x04d8
```

```
#define USB DEVICE ID LTC3206
                                0x003f
#define LTC3206 OUTBUF LEN
                                              /* USB write packet length */
#define LTC3206 I2C DATA LEN
/* Structure to hold all of our device specific stuff */
struct i2c ltc3206 {
   u8 obuffer[LTC3206 OUTBUF LEN]; /* USB write buffer */
   /* I2C/SMBus data buffer */
   u8 user data buffer[LTC3206 I2C DATA LEN];
                               /* out endpoint */
   int ep out;
   struct usb device *usb dev; /* the usb device for this device */
   struct usb_interface *interface;/* the interface for this device */
   struct i2c_adapter adapter; /* i2c related things */
   /* wq to wait for an ongoing write */
   wait queue head t usb urb completion wait;
   bool ongoing usb ll op;
                                /* all is in progress */
   struct urb *interrupt out urb;
};
 * Return list of supported functionality.
static u32 ltc3206 usb func(struct i2c adapter *a)
   return I2C FUNC I2C | I2C FUNC SMBUS EMUL |
          I2C FUNC SMBUS READ BLOCK DATA | I2C FUNC SMBUS BLOCK PROC CALL;
}
/* usb out urb callback function */
static void ltc3206 usb cmpl cbk(struct urb *urb)
   struct i2c ltc3206 *dev = urb->context;
   int status = urb->status;
   int retval;
   switch (status) {
                        /* success */
   case 0:
          break;
                       /* unlink */
   case -ECONNRESET:
   case -ENOENT:
   case -ESHUTDOWN:
          return;
   /* -EPIPE: should clear the halt */
   default:
                       /* error */
          goto resubmit;
   }
```

```
* wake up the waiting function
    * modify the flag indicating the ll status
   dev->ongoing usb ll op = 0; /* communication is OK */
   wake up interruptible(&dev->usb urb completion wait);
   return:
resubmit:
   retval = usb submit urb(urb, GFP ATOMIC);
   if (retval) {
          dev err(&dev->interface->dev,
                  "ltc3206(irq): can't resubmit intrerrupt urb, retval %d\n",
                  retval);
   }
}
static int ltc3206 ll cmd(struct i2c ltc3206 *dev)
   int rv;
    * tell everybody to leave the URB alone
    * we are going to write to the LTC3206 device
   dev->ongoing usb ll op = 1; /* doing USB communication */
   /* submit the interrupt out URB packet */
   if (usb submit urb(dev->interrupt out urb, GFP KERNEL)) {
          dev err(&dev->interface->dev,
                         "ltc3206(ll): usb submit urb intr out failed\n");
          dev->ongoing_usb_ll_op = 0;
          return -EIO;
   }
   /* wait for the transmit completion, the USB URB callback will signal it */
   rv = wait event interruptible(dev->usb urb completion wait,
                  (!dev->ongoing_usb_ll_op));
   if (rv < 0) {
          dev err(&dev->interface->dev, "ltc3206(ll): wait interrupted\n");
          goto ll exit clear flag;
   }
   return 0;
ll_exit_clear_flag:
   dev->ongoing_usb_ll_op = 0;
   return rv;
```

```
}
static int ltc3206 init(struct i2c ltc3206 *dev)
   int ret;
   /* initialize the LTC3206 */
   dev info(&dev->interface->dev,
            "LTC3206 at USB bus %03d address %03d -- ltc3206 init()\n",
           dev->usb dev->bus->busnum, dev->usb dev->devnum);
   /* allocate the int out URB */
   dev->interrupt_out_urb = usb_alloc_urb(0, GFP_KERNEL);
   if (!dev->interrupt_out_urb){
          ret = -ENODEV;
          goto init error;
   }
   /* Initialize the int out URB */
   usb fill int urb(dev->interrupt out urb, dev->usb dev,
                         usb_sndintpipe(dev->usb_dev,
                                          dev->ep out),
                         (void *)&dev->obuffer, LTC3206_OUTBUF_LEN,
                         ltc3206 usb cmpl cbk, dev,
                         1);
   ret = 0;
   goto init no error;
init error:
   dev_err(&dev->interface->dev, "ltc3206_init: Error = %d\n", ret);
   return ret;
init no error:
   dev_info(&dev->interface->dev, "ltc3206_init: Success\n");
   return ret;
}
static int ltc3206 i2c write(struct i2c ltc3206 *dev,
                                 struct i2c msg *pmsg)
{
   u8 ucXferLen;
   int rv;
   u8 *pSrc, *pDst;
   if (pmsg->len > LTC3206_I2C_DATA_LEN)
          pr_info ("problem with the lenght\n");
```

```
return -EINVAL;
   }
   /* I2C write lenght */
   ucXferLen = (u8)pmsg->len;
   pSrc = &pmsg->buf[0];
   pDst = &dev->obuffer[0];
   memcpy(pDst, pSrc, ucXferLen);
   pr_info("oubuffer[0] = %d\n", dev->obuffer[0]);
   pr info("oubuffer[1] = %d\n", dev->obuffer[1]);
   pr_info("oubuffer[2] = %d\n", dev->obuffer[2]);
   rv = 1tc3206_11_cmd(dev);
   if (rv < 0)
          return -EFAULT;
   return 0;
}
/* device layer, called from the I2C user app */
static int ltc3206 usb i2c xfer(struct i2c adapter *adap,
          struct i2c_msg *msgs, int num)
{
   struct i2c_ltc3206 *dev = i2c_get_adapdata(adap);
   struct i2c_msg *pmsg;
   int ret, count;
   pr_info("number of i2c msgs is = %d\n", num);
   for (count = 0; count < num; count++) {</pre>
          pmsg = &msgs[count];
          ret = ltc3206_i2c_write(dev, pmsg);
          if (ret < 0)
                  goto abort;
   }
   /* if all the messages were transferred ok, return "num" */
   ret = num;
abort:
   return ret;
}
static const struct i2c_algorithm ltc3206_usb_algorithm = {
   .master_xfer = ltc3206_usb_i2c_xfer,
   .functionality = ltc3206_usb_func,
};
```

```
static const struct usb device id ltc3206 table[] = {
   { USB DEVICE(USB VENDOR ID LTC3206, USB DEVICE ID LTC3206) },
   { }
MODULE DEVICE TABLE(usb, ltc3206 table);
static void ltc3206 free(struct i2c ltc3206 *dev)
   usb put dev(dev->usb dev);
   usb set intfdata(dev->interface, NULL);
   kfree(dev);
}
static int ltc3206_probe(struct usb_interface *interface,
                      const struct usb device id *id)
   struct usb host interface *hostif = interface->cur altsetting;
   struct i2c ltc3206 *dev;
   int ret;
   dev info(&interface->dev, "ltc3206 probe() function is called.\n");
   /* allocate memory for our device and initialize it */
   dev = kzalloc(sizeof(*dev), GFP KERNEL);
   if (dev == NULL) {
          pr info("i2c-ltc3206(probe): no memory for device state\n");
          ret = -ENOMEM;
          goto error;
   }
   /* get ep_out address */
   dev->ep out = hostif->endpoint[1].desc.bEndpointAddress;
   dev->usb dev = usb get dev(interface to usbdev(interface));
   dev->interface = interface;
   init waitqueue head(&dev->usb urb completion wait);
   /* save our data pointer in this interface device */
   usb set intfdata(interface, dev);
   /* setup I2C adapter description */
   dev->adapter.owner = THIS MODULE;
   dev->adapter.class = I2C CLASS HWMON;
   dev->adapter.algo = &ltc3206_usb_algorithm;
   i2c set adapdata(&dev->adapter, dev);
```

```
snprintf(dev->adapter.name, sizeof(dev->adapter.name),
           DRIVER_NAME " at bus %03d device %03d",
           dev->usb dev->bus->busnum, dev->usb dev->devnum);
   dev->adapter.dev.parent = &dev->interface->dev;
   /* initialize the ltc3206 device */
   ret = ltc3206 init(dev);
   if (ret < 0) {
          dev_err(&interface->dev, "failed to initialize adapter\n");
          goto error init;
   }
   /* and finally attach to I2C layer */
   ret = i2c add adapter(&dev->adapter);
   if (ret < 0) {
          dev info(&interface->dev, "failed to add I2C adapter\n");
          goto error_i2c;
   }
   dev_info(&dev->interface->dev,
                  "ltc3206 probe() -> chip connected -> Success\n");
   return 0;
error init:
   usb free urb(dev->interrupt out urb);
error i2c:
   usb set intfdata(interface, NULL);
   ltc3206_free(dev);
error:
   return ret;
}
static void ltc3206 disconnect(struct usb interface *interface)
{
   struct i2c ltc3206 *dev = usb get intfdata(interface);
   i2c del adapter(&dev->adapter);
   usb kill urb(dev->interrupt out urb);
   usb free urb(dev->interrupt out urb);
   usb set intfdata(interface, NULL);
   ltc3206 free(dev);
   pr_info("i2c-ltc3206(disconnect) -> chip disconnected");
}
```

```
static struct usb_driver ltc3206_driver = {
    .name = DRIVER_NAME,
    .probe = ltc3206_probe,
    .disconnect = ltc3206_disconnect,
    .id_table = ltc3206_table,
};

module_usb_driver(ltc3206_driver);

MODULE_AUTHOR("Alberto Liberal <aliberal@arroweurope.com>");
MODULE_DESCRIPTION("This is a usb controlled i2c ltc3206 device");
MODULE_LICENSE("GPL");
```

### usb\_ltc3206.ko Demonstration

```
* Connect the PIC32MX470 Curiosity Development Board USB Micro-B port (J12) to
 * one of the four USB HostType-A connectors of the Raspberry Pi 3 Model B board.
 * Power the Raspberry Pi 3 Model B board to boot the processor. Keep the
 * PIC32MX470 board powered off
 */
/* check the i2c adapters of the Raspberry Pi 3 Model B board */
root@raspberrypi:/home# i2cdetect -1
                        bcm2835 (i2c@7e804000)
i2c-1 i2c
                                                                I2C adapter
root@raspberrypi:/home# insmod usb_ltc3206.ko /* load the module */
usb ltc3206: loading out-of-tree module taints kernel.
usbcore: registered new interface driver usb-ltc3206
/* power now the PIC32MX Curiosity board */
root@raspberrypi:/home# usb 1-1.3: new full-speed USB device number 4 using
dwc otg
usb 1-1.3: New USB device found, idVendor=04d8, idProduct=003f, bcdDevice= 1.00
usb 1-1.3: New USB device strings: Mfr=1, Product=2, SerialNumber=0
usb 1-1.3: Product: USB to I2C demo
usb 1-1.3: Manufacturer: Microchip Technology Inc.
usb-ltc3206 1-1.3:1.0: ltc3206_probe() function is called.
usb-ltc3206 1-1.3:1.0: LTC3206 at USB bus 001 address 004 -- ltc3206 init()
usb-ltc3206 1-1.3:1.0: ltc3206 init: Success
usb-ltc3206 1-1.3:1.0: ltc3206 probe() -> chip connected -> Success
/* check again the i2c adapters of the Raspberry Pi 3 Model B board, find the new
one */
root@raspberrypi:/home# i2cdetect -1
                        bcm2835 (i2c@7e804000)
i2c-1 i2c
                                                                I2C adapter
```

```
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# ls
authorized bInterfaceProtocol ep 01
                                                  power
bAlternateSetting bInterfaceSubClass ep_81 subsystem bInterfaceClass bNumEndpoints i2c-4 supports_autosuspend
bInterfaceNumber driver
                                       modalias uevent
 * verify the communication between the host and device
 * these commands toggle the three leds of the PIC32MX board and
 * set maximum brightness of the LTC3206 LED BLUE
 */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# i2cset -y 11 0x1b 0x00 0xf0 0x00
number of i2c msgs is = 1
oubuffer[0] = 0
oubuffer[1] = 240
oubuffer[2] = 0
/* set maximum brightness of the LTC3206 LED RED */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# i2cset -y 11 0x1b 0xf0 0x00 0x00
i
/* decrease brightness of the LTC3206 LED RED */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# i2cset -y 11 0x1b 0x10 0x00 0x00
i
/* set maximum brightness of the LTC3206 LED GREEN */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# i2cset -y 11 0x1b 0x00 0x0f 0x00
i
/* set maximum brightness of the LTC3206 LED GREEN and SUB display */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# i2cset -y 11 0x1b 0x00 0x0f 0x0f
/* set maximum brightness of the LTC3206 MAIN display */
root@raspberrypi:/sys/bus/usb/devices/1-1.3:1.0# i2cset -y 11 0x1b 0x00 0x00 0xf0
root@raspberrypi:/home# rmmod usb ltc3206.ko /* remove the module */
usbcore: deregistering interface driver usb-ltc3206
/* Power off the PIC32MX Curiosity board */
root@raspberrypi:/home# i2c-ltc3206(disconnect) -> chip disconnected
usb 1-1.3: USB disconnect, device number 4
```