

# **ERI Design: IDEA and POSH**

## **ALIGN: Analog Layout, Intelligently Generated from Netlists**

---

University of Minnesota (Prime)  
Texas A&M  
Intel

IDEA and POSH Phase I Integration Meeting  
Detroit, Michigan

17 July 2019– 19 July 2019





## Team Members at the Integration Meeting

---



Kishor  
Kunal



Meghna  
Madhusudan



Arvind  
Sharma



Jitesh  
Poojary



Tonmoy  
Dhar



Ramesh  
Harjani



Wenbin Xu



Yaguang Li



Jiang Hu



Parijat  
Mukherjee




Steve Burns



Sachin  
Sapatnekar


**Goal:** No-human-in-the-loop layout generation from netlist to GDSII.

## Technical Approach



**Goal:** No-human-in-the-loop layout generation from netlist to GDSII.

## Technical Approach





# The ALIGN Github Repo: Alpha Release



ALIGN-analoglayout

Follow

Overview

Repositories 6

Projects 0

Stars 0

Follow

Popular repositories

ALIGN-public

C++ ★ 7 🍴 1

lpsolve

C 🍴 1

ALIGN-analoglayout / ALIGN-public

Unwatch 6

Star 7

Fork 1

Code

Issues 2

Pull requests 2

Projects 1

Wiki

Security

Insights

Releases

Tags

Draft a new release

Latest release

0.9.0-alpha

974dfec

Verified

## 0.9.0 Alpha Release (July 2019 Integration Exercise)

Edit

ALIGN-analoglayout released this 1 hour ago · 2 commits to master since this release

Merge pull request #76 from ALIGN-analoglayout/alpha-release

Alpha release

Assets 2

Source code (zip)

Source code (tar.gz)

<https://github.com/ALIGN-analoglayout/ALIGN-public>





# The ALIGN Github Repo: Alpha Release

ALIGN-analoglayout / ALIGN-public

Unwatch 6 Star 7 Fork 1

Code Issues 2 Pull requests 2 Projects 1 Wiki Security Insights

No description, website, or topics provided.

868 commits 29 branches 0 releases 11 contributors BSD-3-Clause

Branch: master New pull request Create new file Upload files Find File Clone or download

kuangban Merge pull request #74 from ALIGN-analoglayout/feature/FixRouterRuntime

.circleci	Fix up circleci
Build	Guard against googletest spontaneous API changes
CellFabric	[gen_gds_json] Make codacy happy
Cktgen	clean PlaceRouteHier, gds converter scripts (#30)
Design Database	changed directory structure + added two netlists in SC filter testcase
DetailedRouter	Moving directories around
Experimental	Run npm audit fix
GDSConv	New tests with GDS
PDK_Abstraction	[Global] Remove confusing duplicate JSONs

README.md

PASSED code quality: A

This the main repository for the DARPA IDEA ALIGN project led by University of Minnesota.

## Design Flow

## Continuous Integration

- Circleci to integrate code from multiple developers.
- Each checkin is verified automatically.
- Code coverage and quality checks are **done** before merging.
- Cross platform using Docker.

## Design database:

- Contains example circuits with netlist, schematic

## Build :

- Docker setup initialization for c++/python

## Circuit Annotation :

<https://github.com/ALIGN-analoglayout/ALIGN-public>




# Classification of Analog Circuits: **Layout Compiler**

**ALIGN target circuits:** Low-frequency analog, wireline, wireless, power delivery


		Parasitics	Active Matching	Passive Matching	Noise Sensitivity	Inductors
Eg. OTA, Switched Capacitor Filter	Low Frequency Analog		★	★		
Eg. Buck Converter	Power Delivery	★				★
Eg. Equalizer	Wireline	★	★			
Eg. Mixer, Oscillator	Wireless	★			★	★

Not critical




Critical

## Telescopic OTA



Netlist  
Annotation



Differential  
pair


Current  
mirror

Primitive layout generation

DRC correct by  
construction

Symmetry

Common centroid




Current  
mirror

Axis of symmetry

Matching

Symmetric routing



Block Assembly




Differential  
pair




## Switched Capacitor Filter



Differential Pair  
(OTA Primitives)




Switch





Capacitor Array (common centroid)

Unit C







Switched Capacitor Filter



[ASAP7nm]

Specification	Unit	Schematic	Post – Layout	Shift
Inband gain	dB	5.53	5.48	-1 %


## Telescopic OTA



[ASAP7nm]

Specification	Unit	Schematic	Post – Layout (RC extract)	Shift	Post - Layout (C only extract)	Shift
AC Gain	dB	39.295	37.25	-5 %	39.29	0 %
3 dB frequency	MHz	10.648	10.473	-2 %	10.473	-2 %
Unity Gain Frequency	MHz	493.62	382.95	-22 %	489.85	-1 %
Input Offset	mV	0	0.145	-	0	-

*Points to a 28% reduction in gm*






# Stages of the flow




## Switched Capacitor Filter



**Block**

## Telescopic OTA



**Sub block**

**Differential pair**


**Current mirror**



**Primitives**



Higher-level blocks have many variants – hard to enumerate

These are just a few types of OTAs:




**Graph-based neural network:** Key differentiator from prior approaches!

Useful in identifying and annotating such structures with constraints (symmetry, common centroid,...)



Primitives have fixed structures and can be detected using graph matching




Extracted primitives




Constraints


Primitive layout generation




Current mirror



OTA graph





Switched capacitor filter circuit


Predicted class

Actual Class

	OTA	BIAS
OTA	21	0
BIAS	1	35

Classification result






Switched capacitor filter circuit

Predicted class

Actual Class

	OTA	BIAS
OTA	22	0
BIAS	0	35

Classification result after postprocessing



Phased array receiver

Predicted class

Actual Class

	LNA	MIXER	OSC	BPF	BUF	INV
LNA	78	0	0	0	0	0
MIXER	0	120	0	0	0	0
OSC	0	0	132	0	0	0
BPF	0	0	0	136	0	0
BUF	0	0	0	0	32	0
INV	0	0	0	0	0	24

Classification results after postprocessing



Philosophy: Simplify design by restricting layout onto grids

Distance-based design rules become enforced either:

- By adherence of objects to the grid, or
- By Boolean rules relating the presence/absence of objects on the grid

Examples: Pitch, width and space, minimum end-to-end, via rules


~8x reduction in the abstracted rules compared to PDK DRCs



Via-to-via rule: diagonal vias disallowed

Applied to

- Commercial PDKs (FinFET: GF12/14, Bulk: TSMC65), ASAP7, a FinFET Mock PDK\*
- Internally within Intel to 22, 14, 10, 7, 5, 3nm process technologies



[\* Design rules for FinFET MockPDK available on ALIGN github]

Simpler regular grid generated from common code and process constants stored in JSON format



Adequate for GF12, ASAP7, TSMC65

Python syntax used to denote custom gridding patterns


Needed for latest Intel processes: 14nm, 10nm, 7nm, and beyond

```
"Layer": "M2",
"LayerNo": 8,
"Direction": "H",
"Color": ["c2", "c1"],
"Pitch": 84,
"Width": 32,
"MinL": 200,
"MaxL": null,
"EndToEnd": 48,
"Offset": 0
```


```
"Layer": "V2",
"LayerNo": 15,
"Stack": ["M2", "M3"],
"SpaceX": 76,
"SpaceY": 76,
"WidthX": 32,
"WidthY": 32,
"VencA_L": 20,
"VencA_H": 20,
"VencP_L": 0,
"VencP_H": 4,
"MinNo": 1
```




```
c = 0
a = [w,m,m,n,n,n,m,m,w]
for (u,v) in zip(a[:-1],a[1:]):
    m0.addCenterLine( c, u)
    c += u//2 + s + v//2
m0.addCenterLine( c, a[-1])
```




Cell generation module can generate two different patterns: Common centroid and Interdigitated



Common centroid



Differential pair




Interdigitated







## Primitive Cell Generation: Multiple Aspect Ratios



10K resistor  
Aspect Ratio: 1x2




10K resistor  
Aspect Ratio: 2x1




Unit Capacitor: 10fF

50fF Capacitor Array  
Aspect Ratio: 2x3




50fF Capacitor Array  
Aspect Ratio: 3x2


In a bulk technology cells are parameterized by # Fingers, active width, gate length ..



$L_g: L_{min}$



Current mirror bank



$L_g: 4xL_{min}$



The user can specify new primitives by providing:

(1) Primitive netlist

(2) Primitive layout template

[pin name, (transistor\_name, transistor\_node)]


Internal pin names not required, denoted by: '\_'



[1, S3, (M3, S)], [2, G3, (M3, G)], [3, \_ , (M1, S), (M2, S), (M3, D)]...

Primitives >> sub-blocks >> larger sub-blocks >> system assembly

Incorporates analog constraints at every stage (including constraints “pushed up” from primitives)







## Flexible block assembly for layouts in multi aspect ratios

### Input primitives

- Single block schematic
- Multiple sets of layouts in different aspect ratios

### Output layouts

- Different combinations of primitive block layouts
- Multiple layouts in different aspect ratios





# Intel Analog Detailed Router

We have open-sourced (BSD 3-clause license) Intel's existing internally developed detailed router for analog circuits:  
<https://github.com/ALIGN-analoglayout/AnalogDetailedRouter>

## Inputs:

- Grid Abstraction of Process and Design Rules
- Terminals (Connected Entities)
- Existing Physical Wires
- Global Routes

## Output:


Detailed routes connecting at least one terminal from each CE

## Approach:

Generate multiple candidate routing segments and use SAT to select a set of segments that connects the terminals (for all nets simultaneously) without creating shorts and design rule violations.

## Features:

- Applied to multiple processes within Intel (10, 14, 22FFL, 7, ...)
- Allows different grid templates in different regions of the block
- Follows global routes (specifies most analog constraints)
- Expands global route into multiple detailed tracks (max current)





# Intel Analog Detailed Router

We have open-sourced (BSD 3-clause license) Intel's existing internally developed detailed router for analog circuits:  
<https://github.com/ALIGN-analoglayout/AnalogDetailedRouter>

## Inputs:

- Grid Abstraction of Process and Design Rules
- Terminals (Connected Entities)
- Existing Physical Wires
- Global Routes

## Output:


Detailed routes connecting at least one terminal from each CE

## Approach:

Generate multiple candidate routing segments and use SAT to select a set of segments that connects the terminals (for all nets simultaneously) without creating shorts and design rule violations.

## Features:

- Applied to multiple processes within Intel (10, 14, 22FFL, 7, ...)
- Allows different grid templates in different regions of the block
- Follows global routes (specifies most analog constraints)
- Expands global route into multiple detailed tracks (max current)





# Intel Analog Detailed Router

We have open-sourced (BSD 3-clause license) Intel's existing internally developed detailed router for analog circuits:  
<https://github.com/ALIGN-analoglayout/AnalogDetailedRouter>

## Inputs:

- Grid Abstraction of Process and Design Rules
- Terminals (Connected Entities)
- Existing Physical Wires
- Global Routes

## Output:


Detailed routes connecting at least one terminal from each CE

## Approach:

Generate multiple candidate routing segments and use SAT to select a set of segments that connects the terminals (for all nets simultaneously) without creating shorts and design rule violations.

## Features:

- Applied to multiple processes within Intel (10, 14, 22FFL, 7, ...)
- Allows different grid templates in different regions of the block
- Follows global routes (specifies most analog constraints)
- Expands global route into multiple detailed tracks (max current)





# Intel Analog Detailed Router

We have open-sourced (BSD 3-clause license) Intel's existing internally developed detailed router for analog circuits:  
<https://github.com/ALIGN-analoglayout/AnalogDetailedRouter>

## Inputs:

- Grid Abstraction of Process and Design Rules
- Terminals (Connected Entities)
- Existing Physical Wires
- Global Routes

## Output:


Detailed routes connecting at least one terminal from each CE

## Approach:

Generate multiple candidate routing segments and use SAT to select a set of segments that connects the terminals (for all nets simultaneously) without creating shorts and design rule violations.

## Features:

- Applied to multiple processes within Intel (10, 14, 22FFL, 7, ...)
- Allows different grid templates in different regions of the block
- Follows global routes (specifies most analog constraints)
- Expands global route into multiple detailed tracks (max current)








# 9GHz Phased Array

## Applications:


- mm-Wave communication (5G)
- RADAR

## Design Blocks:

- Low noise amplifier (LNA)
- Mixer
- Oscillator
- Band pass filter (BPF)




Phased array receiver block diagram



Wideband receiver block diagram

TSMC's 65nm GP CMOS process

Active area (excluding test circuits) is 2.7mm<sup>2</sup>



[ESSCIRC 2018]

**Hand Crafted**




## Phased Array Receiver: Cell Generation

Special PDK Cells (RF transistors, inductors, capacitors, etc.) are characterized and non-gridded.

The cells are treated as black box

- We make sure that the cell pins are on grids so that our PnR tool can make connections in between the blocks.






## Phased Array Receiver: Cell Generation

Special PDK Cells (RF transistors, inductors, capacitors, etc.) are characterized and non-gridded.

The cells are treated as black box

- We make sure that the cell pins are on grids so that our PnR tool can make connections in between the blocks.




3



Special PDK Cells (RF transistors, inductors, capacitors, etc.) are characterized and non-gridded.

The cells are treated as black box


- We make sure that the cell pins are on grids so that our PnR tool can make connections in between the blocks.




Special PDK Cells (RF transistors, inductors, capacitors, etc.) are characterized and non-gridded.

The cells are treated as black box


- We make sure that the cell pins are on grids so that our PnR tool can make connections in between the blocks.




## Band pass filter (BPF)



**Hand-Crafted layout**





**BPF schematic**





**ALIGN generated layout**

## Digitally Controlled Oscillator (DCO): ISSCC 2018 ...




## Digitally Controlled Oscillator (DCO): ISSCC 2018 ...





**Alpha release:** <https://github.com/ALIGN-analoglayout/ALIGN-public>




# DEMO


- OTA
- Switched-capacitor filter
- Wireline equalizer (offline)




# Any Questions?




Switched capacitor filter [Mock FinFET]




Bandpass Filter [Bulk 65nm]




Single to differential converter [Mock FinFET]




Variable gain amplifier [Mock FinFET]



Adder [Mock FinFET]



Linear equalizer [Mock FinFET]



Switched capacitor filter [ASAP7nm]

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.