## **4-bit Processor**

## **Registers Information:**

Memory : 16x8 bit

AR, PC, DR, AC, INPR, OUTR: 4 Bit

IR : 8 Bit

## **Commands Set:**

Fetch	$T_0$ :	AR ←PC
	$T_1$ :	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	T <sub>2</sub> :	$DOD15 \leftarrow Decode\ IR(4-7),$
		$AR \leftarrow IR(0-3)$
Memory R	eference	
AND	$D_0T_3$	$DR \leftarrow M[AR]$
	$D_0T_4$	$AC \leftarrow AC \land DR, SC \leftarrow 0$
ADD	$D_1T_3$	$DR \leftarrow M[AR]$
	$D_1T_4$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_3$	$DR \leftarrow M[AR]$
	$D_2T_4$	$AC \leftarrow DR, SC \leftarrow 0$
STA	$D_3T_3$	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4T_3$	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5T_3$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5T_4$	$PC \leftarrow AR, SC \leftarrow 0$
RET	$D_6T_3$	$PC \leftarrow M[AR], SC \leftarrow 0$
Register-R	eference	
CLA	D <sub>7</sub> T <sub>3</sub> :	AC ←0
CLE	D <sub>8</sub> T <sub>3</sub> :	E←0
CMA	$D_9T_3$ :	AC ←AC'
INC	$D_{10}T_3$ :	$AC \leftarrow AC + 1$
CIR	$D_{11}T_3$ :	$AC \leftarrow shr AC, AC(3) \leftarrow E, E \leftarrow AC(0)$
CIL	$D_{12}T_3$ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(3)$
INP	$D_{13}T_3$ :	$AC \leftarrow INPR$
OUT	$D_{14}T_3$ :	OUTR ← AC
HLT	D <sub>15</sub> T <sub>3</sub> :	S←0