

## 4-bit Processor

### Registers Information:

Memory : 16x8 bit  
 AR, PC, DR, AC, INPR, OUTR : 4 Bit  
 IR : 8 Bit

### Commands Set:

<b>Fetch</b>	T <sub>0</sub> :	AR ← PC
	T <sub>1</sub> :	IR ← M[AR], PC ← PC + 1
<b>Decode</b>	T <sub>2</sub> :	DO...D <sub>15</sub> ← Decode IR(4 - 7), AR ← IR(0 - 3)
<b>Memory Reference</b>		
<b>AND</b>	D <sub>0</sub> T <sub>3</sub>	DR ← M[AR]
	D <sub>0</sub> T <sub>4</sub>	AC ← AC ∧ DR, SC ← 0
<b>ADD</b>	D <sub>1</sub> T <sub>3</sub>	DR ← M[AR]
	D <sub>1</sub> T <sub>4</sub>	AC ← AC + DR, E ← C <sub>out</sub> , SC ← 0
<b>LDA</b>	D <sub>2</sub> T <sub>3</sub>	DR ← M[AR]
	D <sub>2</sub> T <sub>4</sub>	AC ← DR, SC ← 0
<b>STA</b>	D <sub>3</sub> T <sub>3</sub>	M[AR] ← AC, SC ← 0
<b>BUN</b>	D <sub>4</sub> T <sub>3</sub>	PC ← AR, SC ← 0
<b>BSA</b>	D <sub>5</sub> T <sub>3</sub>	M[AR] ← PC, AR ← AR + 1
	D <sub>5</sub> T <sub>4</sub>	PC ← AR, SC ← 0
<b>RET</b>	D <sub>6</sub> T <sub>3</sub>	PC ← M[AR], SC ← 0
<b>Register-Reference</b>		
<b>CLA</b>	D <sub>7</sub> T <sub>3</sub> :	AC ← 0
<b>CLE</b>	D <sub>8</sub> T <sub>3</sub> :	E ← 0
<b>CMA</b>	D <sub>9</sub> T <sub>3</sub> :	AC ← AC'
<b>INC</b>	D <sub>10</sub> T <sub>3</sub> :	AC ← AC + 1
<b>CIR</b>	D <sub>11</sub> T <sub>3</sub> :	AC ← shr AC, AC(3) ← E, E ← AC(0)
<b>CIL</b>	D <sub>12</sub> T <sub>3</sub> :	AC ← shl AC, AC(0) ← E, E ← AC(3)
<b>INP</b>	D <sub>13</sub> T <sub>3</sub> :	AC ← INPR
<b>OUT</b>	D <sub>14</sub> T <sub>3</sub> :	OUTR ← AC
<b>HLT</b>	D <sub>15</sub> T <sub>3</sub> :	S ← 0