

Real-Time Imaging and Control

Practice

Antoine Lavault antoine.lavault@u-bourgogne.fr

VHDL 2 - Digital System Design in VHDL

The goal of this tutorial is to show how to describe more advanced components and systems.

Problem 1

FIR Filter

Let's consider an FIR filter implementing the filter whose coefficients are (-8, -5, -5, -1, 1, 2, 2, 3, 5, 7, 7) (these coefficients are purely illustrative). 4-bit signed integers can represent these values. 4-bit signed integers will also represent the input x.

1. If we multiply two n-bit integers, what should be the minimum number of bits required to handle the product without overflow? 2n. Consider the worst-case scenarios: $2^n - 1$ if unsigned and -2^n if signed.

```
(2^n-1)^2=2^{2n}-2^{n+1}+1< 2^{2n}-1 and (2^n-1)^2=2^{2n}-2^{n+1}+1>2^{2n}-2^{n+1}=2^{2n-1}(2-2^{2-n})>2^{2n-1} if n>2. If n=1 or n=2, it's easy to see that 2n works.
```

- 2. What should be the number of bits necessary to handle a sum of m n-bits ($m \ge 2$) integers? $n + \lceil \log_2(m) \rceil$. Consider m n-bit unsigned integers. The worst-case scenario is $m2^n$. This is lower than $2^{n+\lceil \log_2(m) \rceil}$ but greater than $2^{n+\lceil \log_2(m) \rfloor}$. These two numbers are successive or equal, and we have the result. Same argument with signed integers.
- 3. Recall the equation verified by an FIR filter with an impulse response h, an input x, and an output y. $y[n] = \sum_{k=0}^{N} h[k]x[n-k]$
- 4. Implement a FIR filter in VHDL. The filter can be separated into a set of 2D shift registers, a set of adders, and a set of multipliers.

To store the coefficients, we suggest you use the following construction:

To describe 2D shift registers, we suggest the following construction:

```
type signed_array is array (natural range <>) of signed;
signal example: signed_array(0 to ncoeffs-1)(nbits-1 downto 0);
```

Finally, we suggest you use the for...generate statement to create the adders/multipliers. Simple version

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
use ieee.math_real.all;
entity fir_filter is
generic (
 NUM_COEF: natural := 11; --number of filter coefficients
 NUM_BITS: natural := 4; --number of bits in input and
\hookrightarrow coefficients
 EXTRA_BITS: natural := integer(ceil(log2(real(NUM_COEF)));
→ --not independent
port (
 clk, rst: in std_logic;
 x: in std logic vector(NUM BITS-1 downto 0);
 y : out std_logic_vector(2*NUM_BITS+EXTRA_BITS-1 downto 0));
end entity;
architecture fixed_coef of fir_filter is
--Filter coefficients (ROM-type memory with integer as base
\rightarrow type):
type int_array is array (0 to NUM_COEF-1) of integer range
\rightarrow -2** (NUM_BITS-1) to 2** (NUM_BITS-1)-1;
→ 7);
--Internal signals (arrays with signed as base type):
 type signed_array is array (natural range <>) of signed;
 signal shift_reg: signed_array(1 to NUM_COEF-1)(NUM_BITS-1

→ downto 0);

 signal prod: signed_array(0 to NUM_COEF-1) (2*NUM_BITS-1
→ downto 0);
 signal sum: signed_array(0 to
→ NUM_COEF-1) (2*NUM_BITS+EXTRA_BITS-1 downto 0);
begin
--Shift register:
process(clk, rst)
begin
  if rst then
    shift_reg <= (others => '0'));
 elsif rising edge(clk) then
    shift_reg <= signed(x) & shift_reg(1 to NUM_COEF-2);</pre>
 end if;
end process;
--Multipliers:
prod(0) \le coef(0) * signed(x);
```




Figure 1: System Block Diagram

```
mult: for i in 1 to NUM_COEF-1 generate
   prod(i) <= to_signed(coef(i), NUM_BITS) * shift_reg(i);
end generate;

--Adder array:
sum(0) <= resize(prod(0), 2*NUM_BITS+EXTRA_BITS);
adder: for i in 1 to NUM_COEF-1 generate
   sum(i) <= sum(i-1) + prod(i);
end generate;
--
y <= std_logic_vector(sum(NUM_COEF-1));
end architecture;</pre>
```

Problem 2

Digital Watch with LCD Display

We will design two different circuits in this exercise:

- the timer module, outputing seconds (secU, secT), minutes (minU, minT) and hours (hourU, hourT). Its inputs are a clock and a reset. We will also add set buttons for seconds, minutes, and hours later.
- the LCD interface, whose inputs are the time values from the timer module, and its outputs are controls for the LCD.
- 1. Propose a component architecture for the timer module (in terms of basic functions, no VHDL required)

We need, first and foremost, a 1s timer/clock, i.e., the right clock divider. We also need 6 counters for the seconds, minutes, and hours. The 1-second clock triggers these counters.

Later, when implementing the setup buttons, the 1s clock should be accelerated. So, we might as well make the condition as general as possible.

2. LCD has a special set of sequential instructions to follow to be initialized and ready to function. What kind of structure could we use to model this behavior?

[&]quot;Advanced" version: not enough time. Yet.

Sequential, in this case, does not exactly mean process. For initialization (see the next exercise), it will be better to use an FSM, where each state is a step in the initialization process. You will see we need to wait a certain amount of time, for instance.

- 3. The LCD can't work with high clock speeds. We will use a 500Hz clock obtained from the original 50MHz clock. Create a component dividing the clock frequency down to 500Hz.
- 4. To implement the setting buttons, we will use a different set of limits for the main 1s counter. In particular, we can set the hours by dividing the counter target by 8192, the hours by 256, and the seconds by 8. Why can we use divisions in this particular case?

Divisions (or multiplications) by powers of 2 are equivalent to bit-shift operations. For instance, bit-shifting to the left once is equivalent to multiplying by 2, and bit-shifting to the right means dividing by 2.

In our case, we need to bit-shift by the power of 2. But it also means using the "/" operation will work!

- 5. Propose a VHDL description for the timer module. *Get some paper. It's going to be loooonnnngggg.* Short answer:
 - Implement the 1-second clock divider.
 - Implement the counters and notice they are dependent on each other (no shit, it's a digital clock....)
 - Remind yourselves that variables in a process have immediate affectation.

Long	answer:
Long	answer.

6. Most low-cost applications will use an LCD controlled by a Hitachi HD44780U (or similar), as shown in fig. 2. Propose a finite state machine implementing the LCD interface, especially the initialization, with the 500Hz clock. You can assume it exists a int_to_lcd function converting an integer (between 0 and 9) into LCD compatible data and outputs ":" otherwise. This question is extra hard and requires access to the documentation of the HD44780. We suggest you begin with schematics and diagrams before writing the VHDL implementation.

The initialization of the HD44780 is as follows:

- (a) Turn the power on.
- (b) Wait >15 ms after VDD rises to 4.5 V.
- (c) Execute instruction "Function set" with DB = 0011 - -.
- (d) Wait >4.2 ms.
- (e) Execute instruction "Function set" with DB = 0011NF - (choose N and F).
- (f) Execute instruction "Display on/off control" with DB = 00001000.
- (g) Execute instruction "Clear display" with DB = 00000001.
- (h) Execute instruction "Entry mode set" with DB = 000001I/DS (choose I/D and S)

Once initialized, we will have to write characters on the display. We can notice that the way it's done can be summarized as:



Figure 2: Example of HD44780-based display

- Write a character
- Move one step
- If done writing, return to the first character (home) and start again.

This being a glorified loop, we could use a pointer, i.e., a signal incremented on each clock tick and bound to an instruction (more detail in the next exercise). As it is, we can describe the behavior as such:

- (a) Write Hour (Tens): RS = 1, DB = hoursT
- (b) Write Hour (Units): RS = 1, DB = hoursU
- (c) Write a column: RS = 1, DB = 00111010
- (d) Write Minutes (Tens): RS = 1, DB = hoursT
- (e) Write Minutes (Units): RS = 1, DB = hoursU
- (f) Write a column: RS = 1, DB = 00111010
- (g) Write Seconds (Tens): RS = 1, DB = hoursT
- (h) Write Seconds (Units): RS = 1, DB = hoursU
- (i) Go back to the start (Return Home): RS = 0, DB = 10000000

Remember that DB will be generated by the function int_to_lcd in our case. You could also use the hard-coded value.

Problem 3

Serial Interface - I2C ADC

Most modern ADC, like the ADS1115, are controlled via the I2C bus(Inter-Integrated Circuit, pronounced I-squared-C). The general structure of an I2C bus is depicted in fig. 3. Its two wires are called SCL (serial clock) and SDA (serial data), which interconnect one or more master units to several slave units. A standard ground wire (not shown) is also needed for the system to function.

As indicated in fig. 3, the clock (SCL), always generated by the master, is unidirectional, whereas the data (SDA) wire is bidirectional. Because SCL and SDA are open-drain lines (the 5Mbps version allows push-pull logic), external pull-up resistors must be connected between these wires and VCC/VDD. The number of devices sharing the same bus can be up to 128 (7-bit address) or 1024 (10-bit address, rarer). Advanced features of the 12C protocol include bus arbitration, clock stretching, general calls, reset by software, and so on. Typical values for VCC/VDD are 3.3 V and 5 V, but devices with lower voltages, like 1.8 V, are also available.




Figure 3: I2C Interface




Figure 4: I2C Communication principle

Data transfers are done in groups of 8 bits, after which an acknowledgment bit is issued by the receiving end. The general principle is depicted in fig. 4, showing data transmission from master to slave. The start sequence consists of lowering SDA with SCL high (gray area), and the stop sequence (the other gray area) consists of raising SDA with SCL high. This means that during data transmission, SDA must remain stable while SCL is high; otherwise, start/stop commands might occur.

While the master is transmitting (always the most significant bit [MSB] first), the slave remains in high-impedance mode ('Z'), so the master has control over the SDA wire. After the eighth bit is sent, the master goes to the 'Z' state so that the slave can transmit its acknowledgment bit (= 0). In reading procedures, it is the master who emits the ack bit (= 0) after each byte received; however, if the reading includes multiple bytes, then the master sends a no-ack bit (= 1) after the last byte that it wants to retrieve. As depicted in fig. 4, data is always placed on the SDA wire (by either end) at falling clock edges and is read from it at rising clock edges (just like SPI, by the way).

It is necessary to respect the minimum values of the time parameters T_1 to T_3 and TSCL as shown in figure 4 (these are just the main time parameters). T_1 to T_3 are usually smaller than $T_{SCL}/2$, so $T_{SCL}/2$ or TSCL can be employed for those time windows (see fig. 4). As actual examples, the values of these parameters in the Maxim 11647 A/D converter device are $T_1 = T_2 = 0.6$ us, $T_3 = 1.3$ us, and TSCL = 2.5us; and in the NXP PCF8593 real-time clock device they are $T_1 = T_3 = 4.7$ us, $T_2 = 4$ s, and TSCL = 10us.

The read/write procedure for the 11647 is shown in fig. 5.

- 1. We will use a 400kHz clock. Propose an architecture producing such a clock, with an input clock frequency being the same as on the Nexys 4 board. Is this clock speed compatible with the timing requirements of the I2C protocol?
 - See the previous exercise. The difficulty here is to know the Nexys 4 has a 100MHz clock. So, how many ticks for a full clock cycle? 100e6/x = 400e3 i.e x = 100/400e3 = 250. This is divisible by 2, so the half-cycle will be 125.
- 2. Slots in gray indicate that it is the slave who is in control of SDA, so the master must retreat to




Figure 5: write and read procedures for the MAX11647 ADC




Figure 6: Pointer i implemented using a conventional recursive FSM

the high-impedance condition ('Z'). How to implement this in VHDL? Same question with the do not care.

With 'Z' and '-'. And that's it.

See https://www2.cs.sfu.ca/~ggbaker/reference/std_logic/1164/std_logic.html for more details.

3. We suggest the following entity for the I2C interface:

Complete the generic value initializations with the right value.

See fig. 5. The slave address is 0110110, the setup register is 1101001-, and the config register is 011--01.




Figure 7: Pointer *i* shown in the read-write process

4. To implement this kind of protocol, a good way is to use a pointer, which in this case means it is the "step" in the read/write process. And to generate this pointer, we can use an FSM like fig. 6. Choose your weapon, and describe a VHDL component creating the interface to the Maxim ADC.

Hint: don't jump into VHDL first. Make some drawings first. And annotate your exercise sheet.

The following figure shows the functional principle of a pointer for a serial process. First, this is not a pointer like in C: this does not represent a memory address. However, it represents the "step number" in the serial process.

The hardest part is to count.

Problem 4

Transition Minimized Differential Signaling

Transition minimized differential signaling (TMDS) is a line code for serial transmission of video signals introduced in 1999 by Silicon Image. It is used as part of the DVI (Digital Visual Interface) video standard for interconnecting desktop computers to LCD monitors and also as part of the high-definition multimedia interface (HDMI) standard for connecting high-definition video game consoles, set-top boxes, and so on to high definition TV (HDTV) monitors and video projectors.

The general architecture of TMDS links is shown in fig. 8. The transmitter consists of an 8B/10B encoder, a serializer, and current-mode logic(CML) input and output pins. The 8B/10B encoder converts an 8-bit word into a 10-bit word with fewer internal transitions, thereby reducing high-frequency emissions. It also provides near-perfect DC balance (number of ones close to the number of zeros) on the communication wires, improving noise margin. Be aware, however, that this 8B/10B code is not the same as the original 8B/10B code introduced by IBM in the 1980s.

- 1. The dena input is also known as "display enable." What kind of basic combinational circuit can switch the output depending on the state of dena?
 - A multiplexer.
- 2. Write a VHDL function counting the number of ones in a std_logic_vector.

Reminder: functions exist in VHDL!!!




Figure 8: TMDS Algorithm

Input din(7:0)	onesD	Function	dout(8)	x(7:0)	onesX	Assumed disparity	Output dout(9:0)	New disparity
0000 0000	0	XOR		0000000	0	+2	01 0000 0000	-6
			1 00			0	01 0000 0000	-8
						-2	11 1111 1111	+8
1111 1111	8	XNOR		11111111	8	+2	10 0000 0000	-6
			0 11			0	10 0000 0000	-8
						-2	00 1111 1111	+4
0101 0101	4	XOR	1 00	110011	4	+2	01 0011 0011	+2
						0	01 0011 0011	0
1010 1111	6	XNOR	0 110	0011 1 1	6	+2	10 00 11 0000	-2
			0 11			-2	00 1100 1111	0

Figure 9: TMDS Examples

```
function count_ones (vector: std_logic_vector) return natural is
  variable count: natural range 0 to 8;
  begin
    count := 0;
  for i in 0 to 7 loop
    if vector(i)='1' then
       count := count + 1;
    end if;
  end loop;
  return count;
end function count_ones;
```

- 3. We would like to have *dout* to be a registered output. How will you do this in VHDL?

 By putting the output inside a clocked process. The synthesizer will then infer a registered output.
- 4. Describe a component implementing the algorithm shown in fig. 8. Does your circuit behave correctly against the examples of fig. 9? Your circuit can use the following entity description:

```
entity tmds_encoder is
port (

tmds_clk: in std_logic;

dena: in std_logic;

din: in std_logic_vector(7 downto 0);

control: in std_logic_vector(1 downto 0);

dout: out std_logic_vector(9 down to 0));

end entity;
```

```
entity tmds_encoder is
port (
    tmds_clk: in std_logic;
    dena: in std_logic;
    din : in std_logic_vector(7 downto 0);
    control: in std_logic_vector(1 downto 0);
    dout: out std_logic_vector(9 down to 0));
end entity;
architecture rtl of tmds_encoder is
  signal x: std_Iogic_vector(8 downto 0); --internal vector
  signal onesX: natural range 0 to 8; --number of ones in x(7:0)
  signal zerosX: natural range 0 to 8; --number of zeros in
\rightarrow x(7:0)
  signal onesD: natural range 0 to 8; --number of ones in
    din(7:0)
  signal disp: integer range -16 to 15; --accumulated disparity
  function count_ones
```

```
end function count_ones;
begin
  -- This is a sequence of instructions but not clocked.
  -- 'all' is a wildcard equivalent to a list of all inputs in
\rightarrow the process.
  process (all)
  begin
    --Find internal vector x:
    onesD <= count_ones(din);</pre>
    if onesD>4 or (onesD=4 and din(0)='0') then
      x(0) \le din(0);
      x(1) \le din(0) xnor din(1)
      -- ...a for loop could work here
      x(8) <= '0';
    else
      x(0) \le din(0);
      x(1) \le din(0) xor din(1)
      -- ...a for loop could work here
      x(8) <= '1';
    end if;
    onesX <= count_ones(x(7 downto 0));</pre>
    zerosX <= 8 - onesX;</pre>
end process;
```