

STM32F101xC STM32F101xD STM32F101xE

High-density access line, ARM-based 32-bit MCU with 256 to 512 KB Flash, 9 timers, 1 ADC and 10 communication interfaces

Features

- Core: ARM 32-bit CortexTM-M3 CPU
 - 36 MHz maximum frequency,
 1.25 DMIPS/MHz (Dhrystone 2.1)
 performance
 - Single-cycle multiplication and hardware division

Memories


- 256 to 512 Kbytes of Flash memory
- up to 48 Kbytes of SRAM
- Flexible static memory controller with 4 Chip Select. Supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR, and programmable voltage detector (PVD)
 - 4-to-16 MHz crystal oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC with calibration capability
 - 32 kHz oscillator for RTC with calibration

■ Low power

- Sleep, Stop and Standby modes
- V_{BAT} supply for RTC and backup registers
- 1 x 12-bit, 1 µs A/D converters (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Temperature sensor
- 2 × 12-bit D/A converters

DMA

- 12-channel DMA controller
- Peripherals supported: timers, ADC, DAC, SPIs, I²Cs and USARTs
- Up to 112 fast I/O ports



 51/80/112 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant

■ Debug mode

- Serial wire debug (SWD) & JTAG interfaces
- Cortex-M3 Embedded Trace Macrocell™

■ Up to 9 timers

- Up to four 16-bit timers, each with up to 4 IC/OC/PWM or pulse counters
- 2 × watchdog timers (Independent and Window)
- SysTick timer: a 24-bit downcounter
- 2 \times 16-bit basic timers to drive the DAC

■ Up to 10 communication interfaces

- Up to 2 x I²C interfaces (SMBus/PMBus)
- Up to 5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
- Up to 3 SPIs (18 Mbit/s)
- CRC calculation unit, 96-bit unique ID
- ECOPACK[®] packages

Table 1. Device summary

| Reference | Part number |
|-------------|--|
| STM32F101xC | STM32F101RC STM32F101VC STM32F101ZC |
| STM32F101xD | STM32F101RD STM32F101VD STM32F101ZD |
| STM32F101xE | STM32F101RE STM32F101ZE STM32F101VE |

Contents

| 1 | Intro | duction | | 9 |
|---|-------|----------|--|------|
| 2 | Desc | cription | | . 10 |
| | 2.1 | Device | overview | . 11 |
| | 2.2 | Full cor | mpatibility throughout the family | . 14 |
| | 2.3 | | ew | |
| | | 2.3.1 | ARM [®] Cortex [™] -M3 core with embedded Flash and SRAM | |
| | | 2.3.2 | Embedded Flash memory | . 15 |
| | | 2.3.3 | CRC (cyclic redundancy check) calculation unit | |
| | | 2.3.4 | Embedded SRAM | . 15 |
| | | 2.3.5 | FSMC (flexible static memory controller) | . 15 |
| | | 2.3.6 | LCD parallel interface | . 15 |
| | | 2.3.7 | Nested vectored interrupt controller (NVIC) | . 16 |
| | | 2.3.8 | External interrupt/event controller (EXTI) | . 16 |
| | | 2.3.9 | Clocks and startup | . 16 |
| | | 2.3.10 | Boot modes | . 16 |
| | | 2.3.11 | Power supply schemes | . 17 |
| | | 2.3.12 | Power supply supervisor | . 17 |
| | | 2.3.13 | Voltage regulator | . 17 |
| | | 2.3.14 | Low-power modes | . 17 |
| | | 2.3.15 | DMA | . 18 |
| | | 2.3.16 | RTC (real-time clock) and backup registers | . 18 |
| | | 2.3.17 | Timers and watchdogs | . 18 |
| | | 2.3.18 | I ² C bus | . 20 |
| | | 2.3.19 | Universal synchronous/asynchronous receiver transmitters (USARTs) | 20 |
| | | 2.3.20 | Serial peripheral interface (SPI) | . 20 |
| | | 2.3.21 | GPIOs (general-purpose inputs/outputs) | . 20 |
| | | 2.3.22 | ADC (analog to digital converter) | . 21 |
| | | 2.3.23 | DAC (digital-to-analog converter) | . 21 |
| | | 2.3.24 | Temperature sensor | . 21 |
| | | 2.3.25 | Serial wire JTAG debug port (SWJ-DP) | . 21 |
| | | 2.3.26 | Embedded Trace Macrocell™ | . 22 |
| 3 | Dina | uite and | pin descriptions | 22 |
| 5 | FIIIU | uis and | | . 20 |

3/112

| 4 | Men | nory ma | pping | 33 |
|------------|------|-----------|--|-------|
| 5 | Elec | trical ch | naracteristics | 34 |
| | 5.1 | Param | eter conditions | 34 |
| | | 5.1.1 | Minimum and maximum values | 34 |
| | | 5.1.2 | Typical values | 34 |
| | | 5.1.3 | Typical curves | 34 |
| | | 5.1.4 | Loading capacitor | 34 |
| | | 5.1.5 | Pin input voltage | 35 |
| | | 5.1.6 | Power supply scheme | 35 |
| | | 5.1.7 | Current consumption measurement | 36 |
| | 5.2 | Absolu | te maximum ratings | 36 |
| | 5.3 | Operat | ing conditions | 38 |
| | | 5.3.1 | General operating conditions | |
| | | 5.3.2 | Operating conditions at power-up / power-down | |
| | | 5.3.3 | Embedded reset and power control block characteristics | |
| | | 5.3.4 | Embedded reference voltage | 40 |
| | | 5.3.5 | Supply current characteristics | 40 |
| | | 5.3.6 | External clock source characteristics | 49 |
| | | 5.3.7 | Internal clock source characteristics | 54 |
| | | 5.3.8 | PLL characteristics | 56 |
| | | 5.3.9 | Memory characteristics | 56 |
| | | 5.3.10 | FSMC characteristics | 57 |
| | | 5.3.11 | EMC characteristics | 77 |
| | | 5.3.12 | Absolute maximum ratings (electrical sensitivity) | 78 |
| | | 5.3.13 | I/O current injection characteristics | 79 |
| | | 5.3.14 | I/O port characteristics | 80 |
| | | 5.3.15 | NRST pin characteristics | 85 |
| | | 5.3.16 | TIM timer characteristics | 86 |
| | | 5.3.17 | Communications interfaces | 86 |
| | | 5.3.18 | 12-bit ADC characteristics | 92 |
| | | 5.3.19 | DAC electrical specifications | 97 |
| | | 5.3.20 | Temperature sensor characteristics | 99 |
| 6 | Pack | kage cha | aracteristics | 100 |
| | 6.1 | Packag | ge mechanical data | 100 |
| | 6.2 | Therm | al characteristics | 104 |
| 47/ | | | Doc ID 14610 Rev 8 | 3/112 |

| Contents | STM32F101xC, STM32F101xD, STM32F101xE |
|----------|---------------------------------------|
| | |

| | 6.2.1 6.2.2 | Reference document |
|---|----------------|--------------------|
| 7 | Part number | ring 106 |
| 8 | Revision his | story |

List of tables

| Table 1. | Device summary | . 1 |
|-----------|---|-----|
| Table 2. | STM32F101xC, STM32F101xD and STM32F101xE features and peripheral counts | |
| Table 3. | STM32F101xx family | |
| Table 4. | Timer feature comparison | |
| Table 5. | High-density STM32F101xx pin definitions | |
| Table 6. | FSMC pin definition | |
| Table 7. | Voltage characteristics | |
| Table 8. | Current characteristics | |
| Table 9. | Thermal characteristics | |
| Table 10. | General operating conditions | |
| Table 11. | Operating conditions at power-up / power-down | |
| Table 12. | Embedded reset and power control block characteristics | |
| Table 13. | Embedded internal reference voltage | |
| Table 14. | Maximum current consumption in Run mode, code with data processing | |
| | running from Flash | 41 |
| Table 15. | Maximum current consumption in Run mode, code with data processing | |
| | running from RAM | 41 |
| Table 16. | Maximum current consumption in Sleep mode, code running from Flash or RAM | |
| Table 17. | Typical and maximum current consumptions in Stop and Standby modes | |
| Table 18. | Typical current consumption in Run mode, code with data processing | |
| | running from Flash | 46 |
| Table 19. | Typical current consumption in Sleep mode, code running from Flash or RAM | |
| Table 20. | Peripheral current consumption | |
| Table 21. | High-speed external user clock characteristics | |
| Table 22. | Low-speed user external clock characteristics | |
| Table 23. | HSE 4-16 MHz oscillator characteristics | |
| Table 24. | LSE oscillator characteristics (f _{LSE} = 32.768 kHz) | |
| Table 25. | HSI oscillator characteristics | |
| Table 26. | LSI oscillator characteristics | |
| Table 27. | Low-power mode wakeup timings | |
| Table 28. | PLL characteristics | |
| Table 29. | Flash memory characteristics | |
| Table 30. | Flash memory endurance and data retention | |
| Table 31. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings | |
| Table 32. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings | |
| Table 33. | Asynchronous multiplexed NOR/PSRAM read timings | |
| Table 34. | Asynchronous multiplexed NOR/PSRAM write timings | |
| Table 35. | Synchronous multiplexed NOR/PSRAM read timings | |
| Table 36. | Synchronous multiplexed PSRAM write timings | |
| Table 37. | Synchronous non-multiplexed NOR/PSRAM read timings | |
| Table 38. | Synchronous non-multiplexed PSRAM write timings | |
| Table 39. | Switching characteristics for PC Card/CF read and write cycles | |
| Table 40. | Switching characteristics for NAND Flash read and write cycles | |
| Table 41. | EMS characteristics | |
| Table 42. | EMI characteristics | |
| Table 43. | ESD absolute maximum ratings | |
| Table 44. | Electrical sensitivities | |
| Table 45. | I/O current injection susceptibility | |



List of tables

| Table 46. | I/O static characteristics | 30 |
|-----------|--|----------------|
| Table 47. | Output voltage characteristics | 33 |
| Table 48. | I/O AC characteristics | |
| Table 49. | NRST pin characteristics | 35 |
| Table 50. | TIMx characteristics | 36 |
| Table 51. | I ² C characteristics | 37 |
| Table 52. | SCL frequency (f _{PCLK1} = 36 MHz, V _{DD} = 3.3 V) | 38 |
| Table 53. | STM32F10xxx SPI characteristics | |
| Table 54. | SPI characteristics | 90 |
| Table 55. | ADC characteristics |) 3 |
| Table 56. | R_{AIN} max for f_{ADC} = 14 MHz |)4 |
| Table 57. | ADC accuracy - limited test conditions |) 4 |
| Table 58. | ADC accuracy | |
| Table 59. | DAC characteristics |) 7 |
| Table 60. | TS characteristics | 99 |
| Table 61. | LQFP144, 20 x 20 mm, 144-pin thin quad flat package mechanical data 10 |)1 |
| Table 62. | LQPF100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data 10 |)2 |
| Table 63. | LQFP64 - 10 x 10 mm, 64 pin low-profile quad flat package mechanical data 10 |)3 |
| Table 64. | Package thermal characteristics10 | |
| Table 65. | Ordering information scheme | |

List of figures

| Figure 1. | STM32F101xC, STM32F101xD and STM32F101xE access line block diagram | 12 |
|--------------------------|--|----|
| Figure 2. | Clock tree | |
| Figure 3. | STM32F101xC, STM32F101xD and STM32F101xE access line LQFP144 pinout | 23 |
| Figure 4. | STM32F101xC, STM32F101xD and STM32F101xE LQFP100 pinout | |
| Figure 5. | STM32F101xC, STM32F101xD and STM32F101xE LQFP64 pinout | 25 |
| Figure 6. | Memory map | 33 |
| Figure 7. | Pin loading conditions | 35 |
| Figure 8. | Pin input voltage | 35 |
| Figure 9. | Power supply scheme | 35 |
| Figure 10. | Current consumption measurement scheme | 36 |
| Figure 11. | Typical current consumption in Run mode versus frequency (at 3.6 V) - | |
| _ | code with data processing running from RAM, peripherals enabled | 42 |
| Figure 12. | Typical current consumption in Run mode versus frequency (at 3.6 V) - | |
| _ | code with data processing running from RAM, peripherals disabled | 42 |
| Figure 13. | Typical current consumption on V _{BAT} with RTC on vs. temperature at | |
| · · | different V _{BAT} values | 44 |
| Figure 14. | Typical current consumption in Stop mode with regulator in run mode | |
| Ü | versus temperature at different V _{DD} values | 44 |
| Figure 15. | Typical current consumption in Stop mode with regulator in low-power | |
| J | mode versus temperature at different V _{DD} values | 45 |
| Figure 16. | Typical current consumption in Standby mode versus temperature at | |
| J | different V _{DD} values | 45 |
| Figure 17. | High-speed external clock source AC timing diagram | |
| Figure 18. | Low-speed external clock source AC timing diagram | |
| Figure 19. | Typical application with an 8 MHz crystal | |
| Figure 20. | Typical application with a 32.768 kHz crystal | |
| Figure 21. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms | |
| Figure 22. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms | |
| Figure 23. | Asynchronous multiplexed NOR/PSRAM read waveforms | |
| Figure 24. | Asynchronous multiplexed NOR/PSRAM write waveforms | |
| Figure 25. | Synchronous multiplexed NOR/PSRAM read timings | |
| Figure 26. | Synchronous multiplexed PSRAM write timings | |
| Figure 27. | Synchronous non-multiplexed NOR/PSRAM read timings | |
| Figure 28. | Synchronous non-multiplexed PSRAM write timings | |
| Figure 29. | PC Card/CompactFlash controller waveforms for common memory read access | |
| Figure 30. | PC Card/CompactFlash controller waveforms for common memory write access | |
| Figure 31. | PC Card/CompactFlash controller waveforms for attribute memory read | • |
| 900 0 | access | 71 |
| Figure 32. | PC Card/CompactFlash controller waveforms for attribute memory write | |
| ga. 5 5 <u>-</u> . | access | 72 |
| Figure 33. | PC Card/CompactFlash controller waveforms for I/O space read access | |
| Figure 34. | PC Card/CompactFlash controller waveforms for I/O space write access | |
| Figure 35. | NAND controller waveforms for read access | |
| Figure 36. | NAND controller waveforms for write access | |
| Figure 37. | NAND controller waveforms for common memory read access | |
| Figure 37. | NAND controller waveforms for common memory write access | |
| Figure 39. | Standard I/O input characteristics - CMOS port | |
| Figure 40. | Standard I/O input characteristics - CMOS port | |
| i igui c 4 0. | Otanuaru 🖟 Uniput unarautonomos - i i 🗅 pult | |



| Figure 41. | 5 V tolerant I/O input characteristics - CMOS port | 82 |
|------------|--|-----|
| Figure 42. | 5 V tolerant I/O input characteristics - TTL port | 82 |
| Figure 43. | I/O AC characteristics definition | 85 |
| Figure 44. | Recommended NRST pin protection | 85 |
| Figure 45. | I ² C bus AC waveforms and measurement circuit ⁽¹⁾ | 88 |
| Figure 46. | SPI timing diagram - slave mode and CPHA=0 | 91 |
| Figure 47. | SPI timing diagram - slave mode and CPHA=1 ⁽¹⁾ | |
| Figure 48. | SPI timing diagram - master mode ⁽¹⁾ | 92 |
| Figure 49. | ADC accuracy characteristics | 95 |
| Figure 50. | Typical connection diagram using the ADC | 96 |
| Figure 51. | Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}) | 96 |
| Figure 52. | Power supply and reference decoupling (VREF+ connected to VDDA) | 97 |
| Figure 53. | 12-bit buffered /non-buffered DAC | 99 |
| Figure 54. | LQFP144, 20 x 20 mm, 144-pin thin quad flat | |
| | package outline | 101 |
| Figure 55. | Recommended footprint ⁽¹⁾ | 101 |
| Figure 56. | LQFP100 – 14 x 14 mm, 100-pin low-profile quad flat package outline | 102 |
| Figure 57. | Recommended footprint ⁽¹⁾ | 102 |
| Figure 58. | LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline | 103 |
| Figure 59. | Recommended footprint ⁽¹⁾ | 103 |
| Figure 60. | LQFP64 P _D max vs. T _A | 105 |
| | | |

577

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F101xC, STM32F101xD and STM32F101xE high-density access line microcontrollers. For more details on the whole STMicroelectronics STM32F101xx family, please refer to Section 2.2: Full compatibility throughout the family.

The high-density STM32F101xx datasheet should be read in conjunction with the STM32F10xxx reference manual.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F10xxx Flash programming manual*.

The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex[™]-M3 core please refer to the Cortex[™]-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.



2 Description

The STM32F101xC, STM32F101xD and STM32F101xE access line family incorporates the high-performance ARM[®] Cortex™-M3 32-bit RISC core operating at a 36 MHz frequency, high-speed embedded memories (Flash memory up to 512 Kbytes and SRAM up to 48 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer one 12-bit ADC, four general-purpose 16-bit timers, as well as standard and advanced communication interfaces: up to two I²Cs, three SPIs and five USARTs.

The STM32F101xx high-density access line family operates in the -40 to +85 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

These features make the STM32F101xx high-density access line microcontroller family suitable for a wide range of applications such as medical and handheld equipment, PC peripherals and gaming, GPS platforms, industrial applications, PLC, printers, scanners alarm systems and video intercom.



2.1 Device overview

The STM32F101xx high-density access line family offers devices in 3 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

•

Figure 1 shows the general block diagram of the device family.

Table 2. STM32F101xC, STM32F101xD and STM32F101xE features and peripheral counts

| | Counts | | | | | | | | | |
|------------------------|---------------------|---|--------------|-------------|-----|--------------------|-------------|---------|-----|---|
| Peri | STM32F101Rx | | | STM32F101Vx | | | STM32F101Zx | | | |
| Flash mem | 256 | 384 | 512 | 256 | 384 | 512 | 256 | 384 | 512 | |
| SRAM in K | (bytes | 32 | 4 | 8 | 32 | 4 | 8 | 32 | 4 | 8 |
| FSMC | | | No | | | Yes ⁽¹⁾ | | | Yes | |
| Timers | General- purpose | | | | | 4 | | | | |
| | Basic | | | | | 2 | | | | |
| | SPI | | | | | 3 | | | | |
| Comm | I ² C | 2 | | | | | | | | |
| | USART | 5 | | | | | | | | |
| GPIOs | | 51 | | | 80 | | | 112 | | |
| 12-bit ADC | ; | 1 | | | 1 | | | 1 | | |
| Number of | channels | 16 | | | 16 | | | 16 | | |
| 12-bit DAC | | 1 | | | | | | | | |
| Number of | channels | 2 | | | | | | | | |
| CPU freque | ency | 36 MHz | | | | | | | | |
| Operating | Operating voltage | | 2.0 to 3.6 V | | | | | | | |
| Operating temperatures | | Ambient temperature: -40 to +85 °C (see <i>Table 10</i>) Junction temperature: -40 to +105 °C (see <i>Table 10</i>) | | | | | | | | |
| Package | | | LQFP64 | | I | LQFP100 | | LQFP144 | | |
| | | | | | ,-l | | | | | |

For the LQFP100 package, only FSMC Bank1 and Bank2 are available. Bank1 can only support a
multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit
NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not
available in this package.





Figure 1. STM32F101xC, STM32F101xD and STM32F101xE access line block diagram

- 1. $T_A = -40~^{\circ}C$ to +85 $^{\circ}C$ (junction temperature up to 105 $^{\circ}C$).
- 2. AF = alternate function on I/O port pin.

577

Figure 2. Clock tree



- When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 36 MHz.
- 2. To have an ADC conversion time of 1 μs, APB2 must be at 14 MHz or 28 MHz.

2.2 Full compatibility throughout the family

The STM32F101xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F101x4 and STM32F101x6 are identified as low-density devices, the STM32F101x8 and STM32F101xB are referred to as medium-density devices, and the STM32F101xC, STM32F101xD and STM32F101xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F101x8/B medium-density devices, they are specified in the STM32F101x4/6 and STM32F101xC/D/E datasheets, respectively.

Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM densities, and additional peripherals like FSMC and DACwhile remaining fully compatible with the other members of the family.

The STM32F101x4, STM32F101x6, STM32F101xC, STM32F101xD and STM32F101xE are a drop-in replacement for the STM32F101x8/B devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F101xx access line family is fully compatible with all existing STM32F103xx performance line and STM32F102xx USB access line devices.

| | | | - | Memory size | • | | | |
|--------|---|-------------|--|-----------------|---|-----------------|-----------------|--|
| Pinout | Low-densi | ity devices | Medium-der | nsity devices | High-density devices | | | |
| | 16 KB 32 KE Flash Flash ⁽ | | 64 KB Flash | 128 KB Flash | 256 KB Flash | 384 KB Flash | 512 KB Flash | |
| | 4 KB RAM 6 KB RAM | | 10 KB RAM | 16 KB RAM | 32 KB RAM | 48 KB RAM | 48 KB RAM | |
| 144 | | | | | 5 × USARTs | | | |
| 100 | | | 3 × USARTs 3 × 16-bit timers 2 × SPIs, 2 × I2Cs, | | 4×16 -bit timers, $2 \times$ basic timers $3 \times SPIs$, $2 \times I^2Cs$, $1 \times ADC$, $2 \times DACs$ | | | |
| 64 | 2 × USART | _ | | | FSMC (100 and 144 pins) | | | |
| 48 | 2×16 -bit timers $1 \times SPI$, $1 \times I^2C$ | | 1 × ADC | , | | | | |
| 36 | 1 × ADC | | | | • | | | |

Table 3. STM32F101xx family

2.3 Overview

2.3.1 ARM[®] Cortex[™]-M3 core with embedded Flash and SRAM

The ARM CortexTM-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

^{1.} For orderable part numbers that do not show the A internal code after the temperature range code (6), the reference datasheet for electrical characteristics is that of the STM32F101x8/B medium-density devices.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F101xC, STM32F101xD and STM32F101xE access line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

256 to 512 Kbytes of embedded Flash are available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

Up to 48 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 FSMC (flexible static memory controller)

The FSMC is embedded in the STM32F101xC, STM32F101xD and STM32F101xE access line family. It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash, SRAM, PSRAM, NOR and NAND.

Functionality overview:

- The three FSMC interrupt lines are ORed in order to be connected to the NVIC
- Write FIFO
- Code execution from external memory except for NAND Flash and PC Card
- The targeted frequency is HCLK/2, so external access is at 18 MHz when HCLK is at 36 MHz

2.3.6 LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.

2.3.7 Nested vectored interrupt controller (NVIC)

The STM32F101xC, STM32F101xD and STM32F101xE access line embeds a nested vectored interrupt controller able to handle up to 60 maskable interrupt channels (not including the 16 interrupt lines of Cortex[™]-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.3.8 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected to the 16 external interrupt lines.

2.3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers are used to configure the AHB frequency, the high-speed APB (APB2) domain and the low-speed APB (APB1) domain. The maximum frequency of the AHB and APB domains is 36 MHz. See *Figure 2* for details on the clock tree.

2.3.10 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from user Flash: you have an option to boot from any of two memory banks. By default, boot from Flash memory bank 1 is selected. You can choose to boot from Flash memory bank 2 by setting a bit in the option bytes.
- Boot from system memory
- Boot from embedded SRAM

The bootloader is located in system memory. It is used to reprogram the Flash memory by using USART1.

2.3.11 Power supply schemes

- $V_{DD} = 2.0$ to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC or DAC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 9: Power supply scheme.

2.3.12 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software. Refer to Table 12: Embedded reset and power control block characteristics for the values of $V_{POR/PDR}$ and V_{PVD} .

2.3.13 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop modes.
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode.

2.3.14 Low-power modes

The STM32F101xC, STM32F101xD and STM32F101xE access line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), a IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

2.3.15 DMA

The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose and basic timers TIMx, DAC and ADC.

2.3.16 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are forty-two 16-bit registers used to store 84 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high speed external clock divided by 128. The internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

2.3.17 Timers and watchdogs

The high-density STM32F101xx access line devices include up to four general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.

Table 4 compares the features of the general-purpose and basic timers.

5//

Counter Counter Prescaler **DMA** request Capture/compare Complementary Timer resolution factor generation channels outputs type TIM2, Up, Any integer TIM3, 16-bit between 1 4 No down, Yes TIM4, and 65536 up/down TIM5 Any integer TIM6, 16-bit 0 Up between 1 Yes No TIM7 and 65536

Table 4. Timer feature comparison

General-purpose timers (TIMx)

There are up to 4 synchronizable general-purpose timers (TIM2, TIM3, TIM4 and TIM5) embedded in the STM32F101xC, STM32F101xD and STM32F101xE access line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures / output compares / PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

2.3.18 I2C bus

Up to two I²C bus interfaces can operate in multi-master and slave modes. They support standard and fast modes.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

2.3.19 Universal synchronous/asynchronous receiver transmitters (USARTs)

The STM32F101xC, STM32F101xD and STM32F101xE access line embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The five interfaces are able to communicate at speeds of up to 2.25 Mbit/s.

USART1, USART2 and USART3 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller except for UART5.

2.3.20 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

All SPIs can be served by the DMA controller.

2.3.21 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

2.3.22 ADC (analog to digital converter)

A 12-bit analog-to-digital converter is embedded into STM32F101xC, STM32F101xD and STM32F101xE access line devices. It has up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

2.3.23 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V_{REF+}

Seven DAC trigger inputs are used in the STM32F101xC, STM32F101xD and STM32F101xE access line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

2.3.24 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.3.25 Serial wire JTAG debug port (SWJ-DP)


The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

2.3.26 Embedded Trace Macrocell™

The ARM® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

3 Pinouts and pin descriptions

Figure 3. STM32F101xC, STM32F101xD and STM32F101xE access line LQFP144 pinout






Figure 4. STM32F101xC, STM32F101xD and STM32F101xE LQFP100 pinout

577

Figure 5. STM32F101xC, STM32F101xD and STM32F101xE LQFP64 pinout

Table 5. High-density STM32F101xx pin definitions

| Iabit | <i>.</i> | • • • • • | gir-defisity STWSZI TO | 1 // | h , | | | | | |
|---------|----------|-----------|--------------------------------|---------------------|--------------------------|---------------------------------------|------------------------------------|-------|--|--|
| | Pins | | | | (z) | Main | Alternate functions ⁽⁴⁾ | | | |
| LQFP144 | LQFP64 | LQFP100 | Pin name | Type ⁽¹⁾ | 1/0 Level ⁽²⁾ | function ⁽³⁾ (after reset) | Default | Remap | | |
| 1 | - | 1 | PE2 | I/O | FT | PE2 | TRACECLK/ FSMC_A23 | | | |
| 2 | - | 2 | PE3 | I/O | FT | PE3 | TRACED0/FSMC_A19 | | | |
| 3 | - | 3 | PE4 | I/O | FT | PE4 | TRACED1/FSMC_A20 | | | |
| 4 | - | 4 | PE5 | I/O | FT | PE5 | TRACED2/FSMC_A21 | | | |
| 5 | - | 5 | PE6 | I/O | FT | PE6 | TRACED3/FSMC_A22 | | | |
| 6 | 1 | 6 | V _{BAT} | S | | V_{BAT} | | | | |
| 7 | 2 | 7 | PC13-TAMPER-RTC ⁽⁵⁾ | I/O | | PC13 ⁽⁶⁾ | TAMPER-RTC | | | |
| 8 | 3 | 8 | PC14-OSC32_IN ⁽⁵⁾ | I/O | | PC14 ⁽⁶⁾ | OSC32_IN | | | |
| 9 | 4 | 9 | PC15-OSC32_OUT ⁽⁵⁾ | I/O | | PC15 ⁽⁶⁾ | OSC32_OUT | | | |
| 10 | - | - | PF0 | I/O | FT | PF0 | FSMC_A0 | | | |
| 11 | - | - | PF1 | I/O | FT | PF1 | FSMC_A1 | | | |
| 12 | - | - | PF2 | I/O | FT | PF2 | FSMC_A2 | | | |
| 13 | - | - | PF3 | I/O | FT | PF3 | FSMC_A3 | | | |
| 14 | - | - | PF4 | I/O | FT | PF4 | FSMC_A4 | | | |
| 15 | - | - | PF5 | I/O | FT | PF5 | FSMC_A5 | | | |
| 16 | - | 10 | V _{SS_5} | S | | V _{SS_5} | | | | |
| 17 | - | 11 | V _{DD_5} | S | | V_{DD_5} | | | | |

577

Table 5. High-density STM32F101xx pin definitions (continued)

| | Pins | | | | • | Main | Alternate functions ⁽⁴⁾ | | |
|---------|--------|---------|-------------------|---------------------|----------------------------|--|---|-------|--|
| LQFP144 | LQFP64 | LQFP100 | Pin name | Type ⁽¹⁾ | I / O Level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Default | Remap | |
| 18 | • | • | PF6 | I/O | | PF6 | FSMC_NIORD | | |
| 19 | ı | ı | PF7 | I/O | | PF7 | FSMC_NREG | | |
| 20 | 1 | , | PF8 | I/O | | PF8 | FSMC_NIOWR | | |
| 21 | ı | ı | PF9 | I/O | | PF9 | FSMC_CD | | |
| 22 | 1 | , | PF10 | I/O | | PF10 | FSMC_INTR | | |
| 23 | 5 | 12 | OSC_IN | I | | OSC_IN | | | |
| 24 | 6 | 13 | OSC_OUT | 0 | | OSC_OUT | | | |
| 25 | 7 | 14 | NRST | I/O | | NRST | | | |
| 26 | 8 | 15 | PC0 | I/O | | PC0 | ADC_IN10 | | |
| 27 | 9 | 16 | PC1 | I/O | | PC1 | ADC_IN11 | | |
| 28 | 10 | 17 | PC2 | I/O | | PC2 | ADC_IN12 | | |
| 29 | 11 | 18 | PC3 | I/O | | PC3 | ADC_IN13 | | |
| 30 | 12 | 19 | V _{SSA} | S | | V _{SSA} | | | |
| 31 | • | 20 | V _{REF-} | S | | V _{REF-} | | | |
| 32 | • | 21 | V _{REF+} | S | | V _{REF+} | | | |
| 33 | 13 | 22 | V _{DDA} | S | | V_{DDA} | | | |
| 34 | 14 | 23 | PA0-WKUP | I/O | | PA0 | WKUP/ USART2_CTS ⁽⁷⁾ / ADC_IN0/TIM5_CH1/ TIM2_CH1_ETR ⁽⁷⁾ | | |
| 35 | 15 | 24 | PA1 | I/O | | PA1 | USART2_RTS ⁽⁷⁾ / ADC_IN1/TIM5_CH2 TIM2_CH2 ⁽⁷⁾ | | |
| 36 | 16 | 25 | PA2 | I/O | | PA2 | USART2_TX ⁽⁷⁾ / TIM5_CH3/ADC_IN2/ TIM2_CH3 ⁽⁷⁾ | | |
| 37 | 17 | 26 | PA3 | I/O | | PA3 | USART2_RX ⁽⁷⁾ / TIM5_CH4 / ADC_IN3/ TIM2_CH4 ⁽⁷⁾ | | |
| 38 | 18 | 27 | V _{SS_4} | S | | V_{SS_4} | | | |
| 39 | 19 | 28 | V_{DD_4} | S | | V_{DD_4} | | | |
| 40 | 20 | 29 | PA4 | I/O | | PA4 | SPI1_NSS/ DAC_OUT1 ADC_IN4 / USART2_CK ⁽⁷⁾ | | |
| 41 | 21 | 30 | PA5 | I/O | | PA5 | SPI1_SCK/ DAC_OUT2/ADC_IN5 | | |
| 42 | 22 | 31 | PA6 | I/O | | PA6 | SPI1_MISO / ADC_IN6 / TIM3_CH1 ⁽⁷⁾ | | |

Table 5. High-density STM32F101xx pin definitions (continued)

| | Pins | | | | (2) | Main | Alternate functions ⁽⁴⁾ | | |
|---------|--------|---------|-------------------|---------------------|----------------------------|--|---|----------|--|
| LQFP144 | LQFP64 | LQFP100 | Pin name | Type ⁽¹⁾ | I / O Level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Default | Remap | |
| 43 | 23 | 32 | PA7 | I/O | | PA7 | SPI1_MOSI / ADC_IN7/ TIM3_CH2 ⁽⁷⁾ | | |
| 44 | 24 | 33 | PC4 | I/O | | PC4 | ADC_IN14 | | |
| 45 | 25 | 34 | PC5 | I/O | | PC5 | ADC_IN15 | | |
| 46 | 26 | 35 | PB0 | I/O | | PB0 | ADC_IN8 / TIM3_CH3 ⁽⁷⁾ | | |
| 47 | 27 | 36 | PB1 | I/O | | PB1 | ADC_IN9/TIM3_CH4 ⁽⁷⁾ | | |
| 48 | 28 | 37 | PB2 | I/O | FT | PB2/BOOT1 | | | |
| 49 | - | - | PF11 | I/O | FT | PF11 | FSMC_NIOS16 | | |
| 50 | - | - | PF12 | I/O | FT | PF12 | FSMC_A6 | | |
| 51 | - | - | V _{SS_6} | S | | V _{SS_6} | | | |
| 52 | - | - | $V_{DD_{-6}}$ | S | | V_{DD_6} | | | |
| 53 | - | - | PF13 | I/O | FT | PF13 | FSMC_A7 | | |
| 54 | - | - | PF14 | I/O | FT | PF14 | FSMC_A8 | | |
| 55 | - | - | PF15 | I/O | FT | PF15 | FSMC_A9 | | |
| 56 | - | - | PG0 | I/O | FT | PG0 | FSMC_A10 | | |
| 57 | - | - | PG1 | I/O | FT | PG1 | FSMC_A11 | | |
| 58 | - | 38 | PE7 | I/O | FT | PE7 | FSMC_D4 | | |
| 59 | - | 39 | PE8 | I/O | FT | PE8 | FSMC_D5 | | |
| 60 | - | 40 | PE9 | I/O | FT | PE9 | FSMC_D6 | | |
| 61 | - | - | V _{SS_7} | S | | V _{SS_7} | | | |
| 62 | - | - | V _{DD_7} | S | | V _{DD_7} | | | |
| 63 | - | 41 | PE10 | I/O | FT | PE10 | FSMC_D7 | | |
| 64 | - | 42 | PE11 | I/O | FT | PE11 | FSMC_D8 | | |
| 65 | - | 43 | PE12 | I/O | FT | PE12 | FSMC_D9 | | |
| 66 | - | 44 | PE13 | I/O | FT | PE13 | FSMC_D10 | | |
| 67 | - | 45 | PE14 | I/O | FT | PE14 | FSMC_D11 | | |
| 68 | - | 46 | PE15 | I/O | FT | PE15 | FSMC_D12 | | |
| 69 | 29 | 47 | PB10 | I/O | FT | PB10 | I2C2_SCL/ USART3_TX ⁽⁷⁾ | TIM2_CH3 | |
| 70 | 30 | 48 | PB11 | I/O | FT | PB11 | I2C2_SDA/ USART3_RX ⁽⁷⁾ | TIM2_CH4 | |
| 71 | 31 | 49 | V _{SS_1} | S | | V _{SS_1} | | | |
| 72 | 32 | 50 | V _{DD_1} | S | | V _{DD_1} | | | |
| 73 | 33 | 51 | PB12 | I/O | FT | PB12 | SPI2_NSS ⁽⁷⁾ / I2C2_SMBA USART3_CK ⁽⁷⁾ | | |

577

Table 5. High-density STM32F101xx pin definitions (continued)

| | Pins | | | | (S) | Main | Alternate functions ⁽⁴⁾ | | |
|---------|--------|---------|-------------------|---------------------|----------------------------|--|---|--------------------------|--|
| LQFP144 | LQFP64 | LQFP100 | Pin name | Type ⁽¹⁾ | I / O Level ⁽²⁾ | function ⁽³⁾ (after reset) | Default | Remap | |
| 74 | 34 | 52 | PB13 | I/O | FT | PB13 | SPI2_SCK ⁽⁷⁾ / USART3_CTS ⁽⁷⁾ | | |
| 75 | 35 | 53 | PB14 | I/O | FT | PB14 | SPI2_MISO ⁽⁷⁾ / USART3_RTS ⁽⁷⁾ | | |
| 76 | 36 | 54 | PB15 | I/O | FT | PB15 | SPI2_MOSI ⁽⁷⁾ | | |
| 77 | - | 55 | PD8 | I/O | FT | PD8 | FSMC_D13 | USART3_TX | |
| 78 | - | 56 | PD9 | I/O | FT | PD9 | FSMC_D14 | USART3_RX | |
| 79 | - | 57 | PD10 | I/O | FT | PD10 | FSMC_D15 | USART3_CK | |
| 80 | - | 58 | PD11 | I/O | FT | PD11 | FSMC_A16 | USART3_CTS | |
| 81 | 1 | 59 | PD12 | I/O | FT | PD12 | FSMC_A17 | TIM4_CH1 / USART3_RTS | |
| 82 | - | 60 | PD13 | I/O | FT | PD13 | FSMC_A18 | TIM4_CH2 | |
| 83 | - | 1 | V _{SS_8} | S | | V _{SS_8} | | | |
| 84 | - | | V _{DD_8} | S | | V _{DD_8} | | | |
| 85 | - | 61 | PD14 | I/O | FT | PD14 | FSMC_D0 | TIM4_CH3 | |
| 86 | - | 62 | PD15 | I/O | FT | PD15 | FSMC_D1 | TIM4_CH4 | |
| 87 | - | | PG2 | I/O | FT | PG2 | FSMC_A12 | | |
| 88 | - | • | PG3 | I/O | FT | PG3 | FSMC_A13 | | |
| 89 | - | • | PG4 | I/O | FT | PG4 | FSMC_A14 | | |
| 90 | - | • | PG5 | I/O | FT | PG5 | FSMC_A15 | | |
| 91 | - | • | PG6 | I/O | FT | PG6 | FSMC_INT2 | | |
| 92 | - | • | PG7 | I/O | FT | PG7 | FSMC_INT3 | | |
| 93 | - | • | PG8 | I/O | FT | PG8 | | | |
| 94 | - | - | V _{SS_9} | S | | V _{SS_9} | | | |
| 95 | - | 1 | V _{DD_9} | S | | V _{DD_9} | | | |
| 96 | 37 | 63 | PC6 | I/O | FT | PC6 | | TIM3_CH1 | |
| 97 | 38 | 64 | PC7 | I/O | FT | PC7 | | TIM3_CH2 | |
| 98 | 39 | 65 | PC8 | I/O | FT | PC8 | | TIM3_CH3 | |
| 99 | 40 | 66 | PC9 | I/O | FT | PC9 | | TIM3_CH4 | |
| 100 | 41 | 67 | PA8 | I/O | FT | PA8 | USART1_CK/ MCO | | |
| 101 | 42 | 68 | PA9 | I/O | FT | PA9 | USART1_TX ⁽⁷⁾ | | |
| 102 | 43 | 69 | PA10 | I/O | FT | PA10 | USART1_RX ⁽⁷⁾ | | |
| 103 | 44 | 70 | PA11 | I/O | FT | PA11 | USART1_CTS | | |

Table 5. High-density STM32F101xx pin definitions (continued)

| Table | Pins | | gir-defisity 3 miozi 10 | | • | , | Alternate functions ⁽⁴⁾ | | |
|---------|--------|---------|-------------------------|---------------------|----------------------------|--|------------------------------------|---------------------------------|--|
| LQFP144 | LQFP64 | LQFP100 | Pin name | Type ⁽¹⁾ | I / O Level ⁽²⁾ | Main function ⁽³⁾ (after reset) | Default | Remap | |
| 104 | 45 | 71 | PA12 | I/O | FT | PA12 | USART1_RTS | | |
| 105 | 46 | 72 | PA13 | I/O | FT | JTMS-SWDIO | | PA13 | |
| 106 | - | 73 | | | No | t connected | | | |
| 107 | 47 | 74 | V_{SS_2} | S | | V _{SS_2} | | | |
| 108 | 48 | 75 | V_{DD_2} | S | | V _{DD_2} | | | |
| 109 | 49 | 76 | PA14 | I/O | FT | JTCK-SWCLK | | PA14 | |
| 110 | 50 | 77 | PA15 | I/O | FT | JTDI | SPI3_NSS | TIM2_CH1_ETR/ PA15 /SPI1_NSS | |
| 111 | 51 | 78 | PC10 | I/O | FT | PC10 | UART4_TX | USART3_TX | |
| 112 | 52 | 79 | PC11 | I/O | FT | PC11 | UART4_RX | USART3_RX | |
| 113 | 53 | 80 | PC12 | I/O | FT | PC12 | UART5_TX | USART3_CK | |
| 114 | 5 | 81 | PD0 | I/O | FT | OSC_IN ⁽⁸⁾ | FSMC_D2 ⁽⁹⁾ | | |
| 115 | 6 | 82 | PD1 | I/O | FT | OSC_OUT ⁽⁸⁾ | FSMC_D3 ⁽⁹⁾ | | |
| 116 | 54 | 83 | PD2 | I/O | FT | PD2 | TIM3_ETR/UART5_RX | | |
| 117 | - | 84 | PD3 | I/O | FT | PD3 | FSMC_CLK | USART2_CTS | |
| 118 | - | 85 | PD4 | I/O | FT | PD4 | FSMC_NOE | USART2_RTS | |
| 119 | - | 86 | PD5 | I/O | FT | PD5 | FSMC_NWE | USART2_TX | |
| 120 | - | • | V _{SS_10} | S | | V _{SS_10} | | | |
| 121 | - | - | V _{DD_10} | S | | V _{DD_10} | | | |
| 122 | - | 87 | PD6 | I/O | FT | PD6 | FSMC_NWAIT | USART2_RX | |
| 123 | - | 88 | PD7 | I/O | FT | PD7 | FSMC_NE1/ FSMC_NCE2 | USART2_CK | |
| 124 | - | - | PG9 | I/O | FT | PG9 | FSMC_NE2/ FSMC_NCE3 | | |
| 125 | - | 1 | PG10 | I/O | FT | PG10 | FSMC_NE3/ FSMC_NCE4_1 | | |
| 126 | - | - | PG11 | I/O | FT | PG11 | FSMC_NCE4_2 | | |
| 127 | - | - | PG12 | I/O | FT | PG12 | FSMC_NE4 | | |
| 128 | - | - | PG13 | I/O | FT | PG13 | FSMC_A24 | | |
| 129 | - | - | PG14 | I/O | FT | PG14 | FSMC_A25 | | |
| 130 | - | - | V _{SS_11} | S | | V _{SS_11} | | | |
| 131 | - | - | V _{DD_11} | S | | V _{DD_11} | | | |
| 132 | - | - | PG15 | I/O | FT | PG15 | | | |

Table 5. High-density STM32F101xx pin definitions (continued)

| | Pins | | | | (2)او | Main | Alternate functions ⁽⁴⁾ | | |
|---------|--------|---------|-------------------|---------------------|--------------------------|--|---|---------------------------------------|--|
| LQFP144 | LQFP64 | LQFP100 | Pin name | Type ⁽¹⁾ | 1/0 Level ⁽²⁾ | function ⁽³⁾ (after reset) | Default | Remap | |
| 133 | 55 | 89 | PB3 | I/O | FT | JTDO | SPI3_SCK | TIM2_CH2 /PB3 TRACESWO SPI1_SCK | |
| 134 | 56 | 90 | PB4 | I/O | FT | NJTRST | SPI3_MISO | PB4 / TIM3_CH1 SPI1_MISO | |
| 135 | 57 | 91 | PB5 | I/O | | PB5 | I2C1_SMBA/ SPI3_MOSI | TIM3_CH2 / SPI1_MOSI | |
| 136 | 58 | 92 | PB6 | I/O | FT | PB6 | I2C1_SCL/ TIM4_CH1 ⁽⁷⁾ | USART1_TX | |
| 137 | 59 | 93 | PB7 | I/O | FT | PB7 | I2C1_SDA/FSMC_NADV TIM4_CH2 ⁽⁷⁾ | USART1_RX | |
| 138 | 60 | 94 | ВООТ0 | I | | BOOT0 | | | |
| 139 | 61 | 95 | PB8 | I/O | FT | PB8 | TIM4_CH3 ⁽⁷⁾ | I2C1_SCL | |
| 140 | 62 | 96 | PB9 | I/O | FT | PB9 | TIM4_CH4 ⁽⁷⁾ | I2C1_SDA | |
| 141 | - | 97 | PE0 | I/O | FT | PE0 | TIM4_ETR ⁽⁷⁾ / FSMC_NBL0 | | |
| 142 | - | 98 | PE1 | I/O | FT | PE1 | FSMC_NBL1 | | |
| 143 | 63 | 99 | V _{SS_3} | S | | V_{SS_3} | | | |
| 144 | 64 | 100 | V_{DD_3} | S | | V_{DD_3} | | | |

- 1. I = input, O = output, S = supply.
- 2. FT = 5 V tolerant.
- 3. Function availability depends on the chosen device.
- 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
- 5. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).
- 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- This alternate function can be remapped by software to some other port pins (if available on the used package). For more
 details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available
 from the STMicroelectronics website: www.st.com.
- 8. For the LQFP64 package, the pins number 5 and 6 are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 and LQFP144 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F10xxx reference manual
- 9. For devices delivered in LQFP64 packages, the FSMC function is not available.

Table 6. FSMC pin definition

| Table 6. | FSMC pin deminion | | | | | | | |
|----------|-------------------|--------|--------------------|------------------|-------------|------------------------|--|--|
| Pins | | | | | | | | |
| PIIIS | CF | CF/IDE | NOR/PSRAM/ SRAM | NOR/PSRAM Mux | NAND 16 bit | LQFP100 ⁽¹⁾ | | |
| PE2 | | | A23 | A23 | | Yes | | |
| PE3 | | | A19 | A19 | | Yes | | |
| PE4 | | | A20 | A20 | | Yes | | |
| PE5 | | | A21 | A21 | | Yes | | |
| PE6 | | | A22 | A22 | | Yes | | |
| PF0 | A0 | A0 | A0 | | | - | | |
| PF1 | A1 | A1 | A1 | | | - | | |
| PF2 | A2 | A2 | A2 | | | - | | |
| PF3 | А3 | | А3 | | | - | | |
| PF4 | A4 | | A4 | | | - | | |
| PF5 | A5 | | A5 | | | - | | |
| PF6 | NIORD | NIORD | | | | - | | |
| PF7 | NREG | NREG | | | | - | | |
| PF8 | NIOWR | NIOWR | | | | - | | |
| PF9 | CD | CD | | | | - | | |
| PF10 | INTR | INTR | | | | - | | |
| PF11 | NIOS16 | NIOS16 | | | | - | | |
| PF12 | A6 | | A6 | | | - | | |
| PF13 | A7 | | A7 | | | - | | |
| PF14 | A8 | | A8 | | | - | | |
| PF15 | A9 | | A9 | | | - | | |
| PG0 | A10 | | A10 | | | - | | |
| PG1 | | | A11 | | | - | | |
| PE7 | D4 | D4 | D4 | DA4 | D4 | Yes | | |
| PE8 | D5 | D5 | D5 | DA5 | D5 | Yes | | |
| PE9 | D6 | D6 | D6 | DA6 | D6 | Yes | | |
| PE10 | D7 | D7 | D7 | DA7 | D7 | Yes | | |
| PE11 | D8 | D8 | D8 | DA8 | D8 | Yes | | |
| PE12 | D9 | D9 | D9 | DA9 | D9 | Yes | | |
| PE13 | D10 | D10 | D10 | DA10 | D10 | Yes | | |
| PE14 | D11 | D11 | D11 | DA11 | D11 | Yes | | |
| PE15 | D12 | D12 | D12 | DA12 | D12 | Yes | | |
| PD8 | D13 | D13 | D13 | DA13 | D13 | Yes | | |

Table 6. FSMC pin definition (continued)


| Pins CF CF/IDE NOR/PSRAW SRAM NOR/PSRAW Mux NAND 16 bit LOFP100 ⁽¹⁾ PD9 D14 D14 D14 DA14 D14 Yes PD10 D15 D15 DA15 D15 Yes PD11 ———————————————————————————————————— | Table 6. | i Sivic pi | ii deiiiiilioi | i (continuea) | | | ,, | | | |
|---|----------|------------|----------------|---------------|-------|-------------|------------------------|--|--|--|
| CF CF/IDE NOR/PSHAW SRAM Mux NOR/PSHAM Mux NAND 16 bit PD9 D14 D14 D14 DA14 D14 Yes PD10 D15 D15 DA15 D15 Yes PD11 — A16 A16 CLE Yes PD11 — A17 A17 ALE Yes PD12 — A17 A17 ALE Yes PD12 — A18 A18 — Yes PD13 — A18 A18 — Yes PD14 D0 D0 D0 D0 D0 D0 Yes PD15 D1 D1 D1 DA1 D1 Yes PG2 — A12 — — — PG3 — A13 — — — PG4 — A14 — — — PG5 — A15 — <t< th=""><th></th><th colspan="9">FSMC</th></t<> | | FSMC | | | | | | | | |
| PD10 D15 D15 D15 DA15 D15 Yes PD11 A16 A16 A16 CLE Yes PD12 A17 A17 ALE Yes PD13 A18 A18 A18 Yes PD14 D0 D0 D0 D0 D0 Yes PD15 D1 D1 D1 DA1 D1 Yes PG2 A12 A12 - | Pins | CF | CF/IDE | | | NAND 16 bit | LQFP100 ⁽¹⁾ | | | |
| PD111 A16 A16 CLE Yes PD12 A17 A17 ALE Yes PD13 A18 A18 A18 Yes PD14 D0 D0 D0 DA0 D0 Yes PD15 D1 D1 D1 DA1 D1 Yes PG2 A12 - | PD9 | D14 | D14 | D14 | DA14 | D14 | Yes | | | |
| PD12 A17 A17 ALE Yes PD13 A18 A18 A18 Yes PD14 D0 D0 D0 DA0 D0 Yes PD15 D1 D1 D1 DA1 D1 Yes PG2 A12 - <td< td=""><td>PD10</td><td>D15</td><td>D15</td><td>D15</td><td>DA15</td><td>D15</td><td>Yes</td></td<> | PD10 | D15 | D15 | D15 | DA15 | D15 | Yes | | | |
| PD13 A18 A18 A18 Yes PD14 D0 D0 D0 DA0 D0 Yes PD15 D1 D1 D1 DA1 D1 Yes PG2 A12 - | PD11 | | | A16 | A16 | CLE | Yes | | | |
| PD14 D0 D0 D0 DA0 D0 Yes PD15 D1 D1 D1 DA1 D1 Yes PG2 A12 A12 - | PD12 | | | A17 | A17 | ALE | Yes | | | |
| PD15 D1 D1 D1 DA1 D1 Yes PG2 A12 A12 - | PD13 | | | A18 | A18 | | Yes | | | |
| PG2 A12 - <td>PD14</td> <td>D0</td> <td>D0</td> <td>D0</td> <td>DA0</td> <td>D0</td> <td>Yes</td> | PD14 | D0 | D0 | D0 | DA0 | D0 | Yes | | | |
| PG3 A13 - <td>PD15</td> <td>D1</td> <td>D1</td> <td>D1</td> <td>DA1</td> <td>D1</td> <td>Yes</td> | PD15 | D1 | D1 | D1 | DA1 | D1 | Yes | | | |
| PG4 A14 - - PG5 A15 - - PG6 INT2 - - PG7 INT3 - - PD0 D2 D2 D2 D2 Yes PD1 D3 D3 D3 D3 Yes PD3 CLK CLK CLK Yes PD4 NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT | PG2 | | | A12 | | | - | | | |
| PG5 A15 INT2 - PG6 INT3 - INT3 - PG7 D2 D2 D2 D2 Yes PD0 D2 D2 D2 D2 Yes PD1 D3 D3 D3 D3 Yes PD3 CLK CLK CLK Yes PD4 NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT | PG3 | | | A13 | | | - | | | |
| PG6 INT2 - PG7 INT3 - PD0 D2 D2 DA2 D2 Yes PD1 D3 D3 D3 DA3 D3 Yes PD3 CLK CLK CLK Yes PD4 NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NE1 NCE2 Yes PG9 NE2 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 - PB7 NADV NADV NADV Yes PE0 NBLO | PG4 | | | A14 | | | - | | | |
| PG7 D2 D2 D2 D2 D2 D2 Pes PD1 D3 D3 D3 D3 D3 D3 Yes PD3 CLK CLK CLK Yes PD4 NOE NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NE2 NCE2 Yes PG9 NE2 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 - PG14 A25 A25 - PB7 NADV NADV NADV NBL0 NBL0 Yes <td>PG5</td> <td></td> <td></td> <td>A15</td> <td></td> <td></td> <td>-</td> | PG5 | | | A15 | | | - | | | |
| PD0 D2 D2 D2 DA2 D2 Yes PD1 D3 D3 D3 DA3 D3 Yes PD3 CLK CLK CLK Yes PD4 NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NE2 NCE2 Yes PG9 NE2 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NCE4_2 NE4 NE4 - PG13 A24 A24 A24 - PB7 NADV NADV NADV Yes PE0 NBL0 NBL0 NBL0 Yes | PG6 | | | | | INT2 | - | | | |
| PD1 D3 D3 D3 DA3 D3 Yes PD3 CLK CLK CLK Yes PD4 NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NCE2 Yes PG9 NCE4 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 A24 - PG14 A25 A25 - PB7 NADV NADV NADV Yes | PG7 | | | | | INT3 | - | | | |
| PD3 CLK CLK CLK Yes PD4 NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NCE2 Yes Yes PG9 NCE4 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 A24 - PG14 A25 A25 - PB7 NADV NADV NADV Yes PE0 NBL0 NBL0 Yes | PD0 | D2 | D2 | D2 | DA2 | D2 | Yes | | | |
| PD4 NOE NOE NOE NOE NOE Yes PD5 NWE NWE NWE NWE NWE NWE Yes PD6 NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NCE2 Yes PG9 NE2 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NCE4_2 NE4 NE4 NE4 - PG13 A24 A24 A24 - PG14 A25 A25 - - PB7 NADV NADV NADV Yes PE0 NBL0 NBL0 Yes | PD1 | D3 | D3 | D3 | DA3 | D3 | Yes | | | |
| PD5 NWE NWE NWE NWE NWE Yes PD6 NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NCE2 Yes PG9 NCE2 NE2 NCE3 - PG10 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 A24 - PG14 A25 A25 - - PB7 NADV NADV NADV Yes PE0 NBL0 NBL0 NBL0 Yes | PD3 | | | CLK | CLK | | Yes | | | |
| PD6 NWAIT NWAIT NWAIT NWAIT NWAIT Yes PD7 NE1 NE1 NCE2 Yes PG9 NE2 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 A24 - PG14 A25 A25 - PB7 NADV NADV NADV PE0 NBL0 NBL0 Yes | PD4 | NOE | NOE | NOE | NOE | NOE | Yes | | | |
| PD7 NE1 NE1 NCE2 Yes PG9 NCE4_1 NE2 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 A24 - PG14 A25 A25 - PB7 NADV NADV NADV PE0 NBL0 NBL0 Yes | PD5 | NWE | NWE | NWE | NWE | NWE | Yes | | | |
| PG9 NE2 NE2 NCE3 - PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - - PG12 NE4 NE4 NE4 - - PG13 A24 A24 A24 - - PG14 A25 A25 - - - PB7 NADV NADV NADV Yes PE0 NBL0 NBL0 Yes | PD6 | NWAIT | NWAIT | NWAIT | NWAIT | NWAIT | Yes | | | |
| PG10 NCE4_1 NCE4_1 NE3 NE3 - PG11 NCE4_2 NCE4_2 - - PG12 NE4 NE4 NE4 - PG13 A24 A24 - - PG14 A25 A25 - - PB7 NADV NADV NADV Yes PE0 NBL0 NBL0 NBL0 Yes | PD7 | | | NE1 | NE1 | NCE2 | Yes | | | |
| PG11 NCE4_2 NCE4_2 - PG12 NE4 NE4 - PG13 A24 A24 - PG14 A25 A25 - PB7 NADV NADV Yes PE0 NBL0 NBL0 Yes | PG9 | | | NE2 | NE2 | NCE3 | - | | | |
| PG12 NE4 NE4 - PG13 A24 A24 - PG14 A25 A25 - PB7 NADV NADV Yes PE0 NBL0 NBL0 Yes | PG10 | NCE4_1 | NCE4_1 | NE3 | NE3 | | - | | | |
| PG13 A24 A24 - PG14 A25 A25 - PB7 NADV NADV Yes PE0 NBL0 NBL0 Yes | PG11 | NCE4_2 | NCE4_2 | | | | - | | | |
| PG14 A25 A25 - PB7 NADV NADV Yes PE0 NBL0 NBL0 Yes | PG12 | | | NE4 | NE4 | | - | | | |
| PB7 NADV NADV Yes PE0 NBL0 NBL0 Yes | PG13 | | | A24 | A24 | | - | | | |
| PE0 NBL0 NBL0 Yes | PG14 | | | A25 | A25 | | - | | | |
| | PB7 | | | NADV | NADV | | Yes | | | |
| PE1 NBL1 NBL1 Yes | PE0 | | | NBL0 | NBL0 | | Yes | | | |
| | PE1 | | | NBL1 | NBL1 | | Yes | | | |

^{1.} Ports F and G are not available in devices delivered in 100-pin packages.

4 Memory mapping

The memory map is shown in Figure 6.

Figure 6. Memory map



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 2 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.

Figure 7. Pin loading conditions

Figure 8. Pin input voltage

STM32F101 PIN

C=50pF


ai14123

STM32F101 PIN

ai14124

5.1.6 Power supply scheme


Figure 9. Power supply scheme



Caution: In Figure 9, the 4.7 μ F capacitor must be connected to V_{DD3} .

5.1.7 Current consumption measurement

Figure 10. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 7: Voltage characteristics*, *Table 8: Current characteristics*, and *Table 9: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7. Voltage characteristics

| Symbol | Ratings | Min | Max | Unit |
|---------------------------------------|---|---|-----------------------|------|
| V _{DD} - V _{SS} | External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾ | -0.3 | 4.0 | |
| V _{IN} ⁽²⁾ | Input voltage on five volt tolerant pin | V _{SS} – 0.3 | V _{DD} + 4.0 | V |
| VIN. | Input voltage on any other pin | V _{SS} - 0.3 | 4.0 | |
| I∆V _{DDx} I | Variations between different V _{DD} power pins | | 50 | |
| IV _{SSX} – V _{SS} I | Variations between all the different ground pins | | 50 | mV |
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | see Section 5. maximum rati sensi | | |

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

V_{IN} maximum must always be respected. Refer to Table 8: Current characteristics for the maximum allowed injected current values.

Table 8. Current characteristics

| Symbol | Ratings | Max. | Unit |
|--------------------------------------|--|-------|------|
| I _{VDD} | Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾ | | |
| I _{VSS} | Total current out of V _{SS} ground lines (sink) ⁽¹⁾ | 150 | |
| | Output current sunk by any I/O and control pin | 25 | |
| I _{IO} | Output current source by any I/Os and control pin | - 25 | mA |
| (2) | Injected current on five volt tolerant pins ⁽³⁾ | -5/+0 | |
| I _{INJ(PIN)} ⁽²⁾ | Injected current on any other pin ⁽⁴⁾ | ± 5 | |
| Σl _{INJ(PIN)} | Total injected current (sum of all I/O and control pins) ⁽⁵⁾ | ± 25 | |

- 1. All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. Negative injection disturbs the analog performance of the device. See note 3 below Table 58 on page 95.
- Positive injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 7: Voltage characteristics* for the maximum allowed input voltage values.
- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 7: Voltage characteristics* for the maximum allowed input voltage values.
- 5. When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 9. Thermal characteristics

| Symbol | Ratings | Value | Unit |
|------------------|------------------------------|-------------|------|
| T _{STG} | Storage temperature range | -65 to +150 | °C |
| T _J | Maximum junction temperature | 150 | °C |

5.3 Operating conditions

5.3.1 General operating conditions

Table 10. General operating conditions

| Symbol | Parameter Conditions | | Min | Max | Unit | |
|---------------------------------|--|--------------------------------------|-----|-----|------|--|
| f _{HCLK} | Internal AHB clock frequency | | 0 | 36 | | |
| f _{PCLK1} | Internal APB1 clock frequency | | 0 | 36 | MHz | |
| f _{PCLK2} | Internal APB2 clock frequency | | 0 | 36 | | |
| V_{DD} | Standard operating voltage | | 2 | 3.6 | V | |
| V _{DDA} ⁽¹⁾ | Analog operating voltage (ADC not used) | Must be the same potential | | 3.6 | V | |
| V DDA' | Analog operating voltage (ADC used) | as V _{DD} ⁽²⁾ | 2.4 | 3.6 |] v | |
| V _{BAT} | Backup operating voltage | | 1.8 | 3.6 | V | |
| | | LQFP144 | | 666 | | |
| P_{D} | Power dissipation at $T_A = 85 ^{\circ}C^{(3)}$ | LQFP100 | | 434 | mW | |
| | | LQFP64 | | 444 | | |
| TA | Ambient temperature | Maximum power dissipation | -40 | 85 | °C | |
| IA | Ambient temperature | Low power dissipation ⁽⁴⁾ | -40 | 105 | °C | |
| TJ | Junction temperature range | | -40 | 105 | °C | |

^{1.} When the ADC is used, refer to Table 55: ADC characteristics.

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 11* are derived from tests performed under the ambient temperature condition summarized in *Table 10*.

Table 11. Operating conditions at power-up / power-down

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|--------------------------------|------------|-----|----------|-------|
| t | V _{DD} rise time rate | | 0 | ∞ | us/V |
| t _{VDD} | V _{DD} fall time rate | | 20 | ∞ | μο/ ν |

^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 6.2: Thermal characteristics on page 104*).

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_Jmax (see Table 6.2: Thermal characteristics on page 104).

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 12* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Table 12. Embedded reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|--------------------------|-----------------------------|--------------------|------|------|------|
| | | PLS[2:0]=000 (rising edge) | 2.1 | 2.18 | 2.26 | V |
| | | PLS[2:0]=000 (falling edge) | 2 | 2.08 | 2.16 | V |
| | | PLS[2:0]=001 (rising edge) | 2.19 | 2.28 | 2.37 | V |
| | | PLS[2:0]=001 (falling edge) | 2.09 | 2.18 | 2.27 | V |
| | | PLS[2:0]=010 (rising edge) | 2.28 | 2.38 | 2.48 | V |
| | | PLS[2:0]=010 (falling edge) | 2.18 | 2.28 | 2.38 | V |
| | | PLS[2:0]=011 (rising edge) | 2.38 | 2.48 | 2.58 | V |
| M | Programmable voltage | PLS[2:0]=011 (falling edge) | 2.28 | 2.38 | 2.48 | V |
| V_{PVD} | detector level selection | PLS[2:0]=100 (rising edge) | 2.47 | 2.58 | 2.69 | V |
| | | PLS[2:0]=100 (falling edge) | 2.37 | 2.48 | 2.59 | V |
| | | PLS[2:0]=101 (rising edge) | 2.57 | 2.68 | 2.79 | V |
| | | PLS[2:0]=101 (falling edge) | 2.47 | 2.58 | 2.69 | V |
| | | PLS[2:0]=110 (rising edge) | 2.66 | 2.78 | 2.9 | V |
| | | PLS[2:0]=110 (falling edge) | 2.56 | 2.68 | 2.8 | V |
| | | PLS[2:0]=111 (rising edge) | 2.76 | 2.88 | 3 | V |
| | | PLS[2:0]=111 (falling edge) | 2.66 | 2.78 | 2.9 | V |
| V _{PVDhyst} ⁽²⁾ | PVD hysteresis | | | 100 | | mV |
| | Power on/power down | Falling edge | 1.8 ⁽¹⁾ | 1.88 | 1.96 | V |
| V _{POR/PDR} | reset threshold | Rising edge | 1.84 | 1.92 | 2.0 | V |
| V _{PDRhyst} ⁽²⁾ | PDR hysteresis | | | 40 | | mV |
| t _{RSTTEMPO} ⁽²⁾ | Reset temporization | | 1.5 | 2.5 | 3.5 | ms |

^{1.} The product behavior is guaranteed by design down to the minimum $V_{\mbox{POR}/\mbox{PDR}}$ value.

^{2.} Guaranteed by design, not tested in production.

5.3.4 Embedded reference voltage

The parameters given in *Table 13* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Table 13. Embedded internal reference voltage

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------------|---|----------------------------------|------|------|---------------------|------------|
| V _{REFINT} | Internal reference voltage | -40 °C < T _A < +85 °C | 1.16 | 1.20 | 1.24 | V |
| T _{S_vrefint} (1) | ADC sampling time when reading the internal reference voltage | | | 5.1 | 17.1 ⁽²⁾ | μs |
| V _{RERINT} ⁽²⁾ | Internal reference voltage spread over the temperature range | V _{DD} = 3 V ±10 mV | | | 10 | mV |
| T _{Coeff} ⁽²⁾ | Temperature coefficient | | | | 100 | ppm/ °C |

^{1.} Shortest sampling time can be determined in the application by multiple iterations.

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch in on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK1} = f_{HCLK/2}, f_{PCLK2} = f_{HCLK}

The parameters given in *Table 14* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

^{2.} Guaranteed by design, not tested in production.

Table 14. Maximum current consumption in Run mode, code with data processing running from Flash

| Symbol | Doromotor | Parameter Conditions | | Max ⁽¹⁾ | Unit |
|-----------------|----------------|--|--------|------------------------|-------|
| Symbol | Parameter | Conditions | fHCLK | T _A = 85 °C | Offic |
| | | | 36 MHz | 39 | |
| | | External clock ⁽²⁾ , all peripherals enabled | 24 MHz | 27 | |
| | | | 16 MHz | 20 | |
| | Supply current | | 8 MHz | 11 | mA |
| I _{DD} | in Run mode | | 36 MHz | 22 | IIIA |
| | | External clock ⁽²⁾ , all peripherals disabled | 24 MHz | 16.5 | |
| | | | 16 MHz | 12.5 | |
| | | | 8 MHz | 8 | |

^{1.} Based on characterization, not tested in production.

Table 15. Maximum current consumption in Run mode, code with data processing running from RAM

| Symbol | Parameter | Parameter Conditions | f _{HCLK} | Max ⁽¹⁾ | Unit |
|-----------------|-------------------|--------------------------------------|-------------------|------------------------|-------|
| Symbol | Farameter | Conditions | | T _A = 85 °C | Offic |
| | | | 36 MHz | 34 | |
| | | External clock (2), all | 24 MHz | 24 | |
| | | peripherals enabled upply current in | 16 MHz | 17 | |
| | Supply current in | | 8 MHz | 10 | mA |
| I _{DD} | Run mode | | 36 MHz | 18 | IIIA |
| | | External clock ⁽²⁾ all | 24 MHz | 13 | |
| | | peripherals disabled | 16 MHz | 10 | |
| | | | 8 MHz | 6 | |

^{1.} Based on characterization, tested in production at $V_{\mbox{\scriptsize DD}}$ max, $f_{\mbox{\scriptsize HCLK}}$ max.

^{2.} External clock is 8 MHz and PLL is on when $\rm f_{HCLK} > 8$ MHz.

^{2.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.





Figure 11. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled






Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM

| Symbol | Parameter | Conditions | | Max ⁽¹⁾ | Unit |
|-----------------|-------------------|--|--------|------------------------|------|
| Symbol | Parameter | ei Conditions | †HCLK | T _A = 85 °C | Oill |
| | | | 36 MHz | 24 | |
| | | External clock ⁽²⁾ all peripherals enabled | 24 MHz | 17 | |
| | | | 16 MHz | 12.5 | |
| | Supply current in | | 8 MHz | 8 | mA |
| I _{DD} | Sleep mode | | 36 MHz | 6 | IIIA |
| | | External clock ⁽²⁾ , all peripherals disabled | 24 MHz | 5 | |
| | | | 16 MHz | 4.5 | |
| | | | 8 MHz | 4 | |

- 1. Based on characterization, tested in production at V_{DD} max, f_{HCLK} max with peripherals enabled.
- 2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

Table 17. Typical and maximum current consumptions in Stop and Standby modes

| | | | | Typ ⁽¹⁾ | | Max | |
|----------------------|------------------------------|--|--|--|--|---------------------------|------|
| Symbol | Parameter | Conditions | V _{DD} /V _{BAT} = 2.0 V | V _{DD} /V _{BAT} = 2.4 V | V _{DD} /V _{BAT} = 3.3 V | T _A = 85 °C | Unit |
| | Supply current | Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | | 34.5 | 35 | 379 | |
| I _{DD} | in Stop mode | Regulator in Low-power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | | 24.5 | 25 | 365 | |
| -00 | | Low-speed internal RC oscillator and independent watchdog ON | | 3 | 3.8 | - | μΑ |
| | Supply current in Standby | Low-speed internal RC oscillator ON, independent watchdog OFF | | 2.8 | 3.6 | - | |
| | mode | Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF | | 1.9 | 2.1 | 5 ⁽²⁾ | |
| I _{DD_VBAT} | Backup domain supply current | Low-speed oscillator and RTC ON | 1.05 | 1.1 | 1.4 | 2 ⁽²⁾ | |

^{1.} Typical values are measured at T_A = 25 °C.

^{2.} Based on characterization, not tested in production.





Figure 13. Typical current consumption on V_{BAT} with RTC on vs. temperature at different V_{BAT} values

Figure 14. Typical current consumption in Stop mode with regulator in run mode versus temperature at different V_{DD} values








Figure 15. Typical current consumption in Stop mode with regulator in low-power mode versus temperature at different $V_{\rm DD}$ values





Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch is on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK/4}$, $f_{PCLK2} = f_{HCLK/2}$, $f_{ADCCLK} = f_{PCLK2}/4$
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK}$, $f_{PCLK2} = f_{HCLK}$, $f_{ADCCLK} = f_{PCLK2}/2$

The parameters given in *Table 18* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Table 18. Typical current consumption in Run mode, code with data processing running from Flash

| | | | | Typ ⁽¹⁾ | Typ ⁽¹⁾ | | |
|-----------------|-------------------|--------------------------------------|-------------------|--|--------------------------|------|------|
| Symbol | Parameter | rameter Conditions f _{HCLK} | f _{HCLK} | All peripherals enabled ⁽²⁾ | All peripherals disabled | Unit | |
| | | | 36 MHz | 26.6 | 16.2 | | |
| | | | 24 MHz | 18.5 | 11.4 | | |
| | | | 16 MHz | 12.8 | 8.2 | | |
| | | | 8 MHz | 7.2 | 5 | | |
| | | External clock ⁽³⁾ | 4 MHz | 4.2 | 3.1 | | |
| | | CIOCK | 2 MHz | 2.7 | 2.1 | | |
| | Supply current in | | | 1 MHz | 2 | 1.7 | |
| | | | | | 500 kHz | 1.6 | 1.4 |
| | | in | 125 kHz | 1.3 | 1.2 | mA | |
| I _{DD} | Run mode | | | 36 MHz | 26 | 15.6 | IIIA |
| | | | 24 MHz | 17.9 | 10.8 | | |
| | | Running on high speed | 16 MHz | 12.2 | 7.6 | | |
| | | internal RC | 8 MHz | 6.6 | 4.4 | | |
| | | (HSI), AHB prescaler | 4 MHz | 3.6 | 2.5 | | |
| | | used to | 2 MHz | 2.1 | 1.5 | | |
| | | reduce the frequency | 1 MHz | 1.4 | 1.1 | | |
| | | | 500 kHz | 1 | 0.8 | | |
| | | | 125 kHz | 0.7 | 0.6 | | |

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

^{2.} Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

^{3.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM

| | | | | Typ ⁽¹⁾ | Typ ⁽¹⁾ | | |
|-----------------|-----------------------|---------------------------------|---------|--|--------------------------|------|--|
| Symbol | Parameter | Parameter Conditions | | All peripherals enabled ⁽²⁾ | All peripherals disabled | Unit | |
| | | | 36 MHz | 15.1 | 3.6 | | |
| | | | 24 MHz | 10.4 | 2.6 | | |
| | | | 16 MHz | 7.2 | 2 | | |
| | | | 8 MHz | 3.9 | 1.3 | | |
| | | External clock ⁽³⁾ | 4 MHz | 2.6 | 1.2 | | |
| | Supply | | 2 MHz | 1.85 | 1.15 | | |
| | | | | 1 MHz | 1.5 | 1.1 | |
| | | | 500 kHz | 1.3 | 1.05 | | |
| | | | 125 kHz | 1.2 | 1.05 | mA | |
| I _{DD} | current in Sleep mode | | 36 MHz | 14.5 | 3 | IIIA | |
| | | | 24 MHz | 9.8 | 2 | | |
| | | Running on High | 16 MHz | 6.6 | 1.4 | | |
| | | Speed Internal | 8 MHz | 3.3 | 0.7 | | |
| | | RC (HSI), AHB prescaler used to | 4 MHz | 2 | 0.6 | | |
| | | reduce the | 2 MHz | 1.25 | 0.55 | | |
| | | frequency | 1 MHz | 0.9 | 0.5 | | |
| | | | 500 kHz | 0.7 | 0.45 | | |
| | | | 125 kHz | 0.6 | 0.45 | | |

^{1.} Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 20*. The MCU is placed under the following conditions:

- $\bullet \quad$ all I/O pins are in input mode with a static value at $\rm V_{DD}$ or $\rm V_{SS}$ (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 7.

^{2.} Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

^{3.} External clock is 8 MHz and PLL is on when $f_{HCLK} > 8$ MHz.

Table 20. Peripheral current consumption

| | Peripheral | Typical consumption at 25 °C ⁽¹⁾ | Unit |
|------|--------------------|---|------|
| | TIM2 | 0.6 | |
| | TIM3 | 0.6 | |
| | TIM4 | 0.6 | |
| | TIM5 | 0.6 | |
| | TIM6 | 0.2 | |
| | TIM7 | 0.2 | |
| | SPI2 | 0.15 | |
| APB1 | SPI3 | 0.15 | mA |
| | USART2 | 0.25 | |
| | USART3 | 0.25 | |
| | UART4 | 0.3 | |
| | UART5 | 0.3 | |
| | I2C1 | 0.22 | |
| | I2C2 | 0.22 | |
| | DAC | 0.72 | |
| | GPIOA | 0.3 | |
| | GPIOB | 0.4 | |
| | GPIOC | 0.4 | |
| | GPIOD | 0.3 | |
| APB2 | GPIOE | 0.5 | mΛ |
| AFD2 | GPIOF | 0.4 | mA |
| | GPIOG | 0.5 | |
| | ADC ⁽²⁾ | 1.4 | |
| | SPI1 | 0.3 | |
| | USART1 | 0.6 | |

Table 20. Peripheral current consumption (continued)

| | Peripheral | Typical consumption at 25 °C ⁽¹⁾ | Unit |
|------|---------------------|---|------|
| | GPIOA | 0.35 | |
| | GPIOB | 0.4 | |
| | GPIOC | 0.4 | |
| | GPIOD | 0.4 | |
| | GPIOE | 0.4 | |
| | GPIOF | 0.4 | |
| | GPIOG | 0.4 | |
| | TIM1 | 1 | |
| APB2 | TIM8 | 1 | mA |
| | TIM9 | 0.5 | |
| | TIM10 | 0.4 | |
| | TIM11 | 0.4 | |
| | ADC1 ⁽³⁾ | 1.4 | |
| | ADC2 ⁽³⁾ | 1.4 | |
| | ADC3 ⁽³⁾ | 1.4 | |
| | SPI1 | 0.3 | |
| | USART1 | 0.6 | |

^{1.} $f_{HCLK} = 36$ MHz, $f_{APB1} = f_{HCLK/2}$, $f_{APB2} = f_{HCLK}$, default prescaler value for each peripheral.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 21* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 10*.

^{2.} Specific conditions for ADC: $f_{HCLK} = 28$ MHz, $f_{APB1} = f_{HCLK/2}$, $f_{APB2} = f_{HCLK}$, $f_{ADCCLK} = f_{APB2}/2$, ADON bit in the ADC_CR2 register is set to 1.

^{3.} Specific conditions for ADC: $f_{HCLK} = 28$ MHz, $f_{APB1} = f_{HCLK/2}$, $f_{APB2} = f_{HCLK}$, $f_{ADCCLK} = f_{APB2}/2$, ADON bit in the ADC_CR2 register is set to 1.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|---|----------------------------------|--------------------|-----|--------------------|------|
| f _{HSE_ext} | User external clock source frequency ⁽¹⁾ | | 1 | 8 | 25 | MHz |
| V _{HSEH} | OSC_IN input pin high level voltage | | 0.7V _{DD} | | V_{DD} | V |
| V _{HSEL} | OSC_IN input pin low level voltage | | V _{SS} | | 0.3V _{DD} | V |
| t _{w(HSE)} | OSC_IN high or low time ⁽¹⁾ | | 5 | | | ns |
| t _{r(HSE)} t _{f(HSE)} | OSC_IN rise or fall time ⁽¹⁾ | | | | 20 | 113 |
| C _{in(HSE)} | OSC_IN input capacitance ⁽¹⁾ | | | 5 | | pF |
| DuCy _(HSE) | Duty cycle | | 45 | | 55 | % |
| IL | OSC_IN Input leakage current | $V_{SS} \leq V_{IN} \leq V_{DD}$ | | | ±1 | μΑ |

Table 21. High-speed external user clock characteristics

Low-speed external user clock generated from an external source

The characteristics given in *Table 22* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 10*.

Table 22. Low-speed user external clock characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---|----------------------------------|--------------------|--------|--------------------|------|
| f _{LSE_ext} | User external clock source frequency ⁽¹⁾ | | | 32.768 | 1000 | kHz |
| V _{LSEH} | OSC32_IN input pin high level voltage | | 0.7V _{DD} | | V _{DD} | V |
| V _{LSEL} | OSC32_IN input pin low level voltage | | V_{SS} | | 0.3V _{DD} | V |
| t _{w(LSE)} | OSC32_IN high or low time ⁽¹⁾ | | 450 | | | ns |
| t _{r(LSE)} | OSC32_IN rise or fall time ⁽¹⁾ | | | | 50 | 113 |
| C _{in(LSE)} | OSC32_IN input capacitance ⁽¹⁾ | | | 5 | | pF |
| DuCy _(LSE) | Duty cycle | | 30 | | 70 | % |
| IL | OSC32_IN Input leakage current | $V_{SS} \leq V_{IN} \leq V_{DD}$ | | | ±1 | μΑ |

^{1.} Guaranteed by design, not tested in production.

^{1.} Guaranteed by design, not tested in production




Figure 17. High-speed external clock source AC timing diagram






Table 23.

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 23. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol | Parameter | Conditions | Min | 1 |
|---------|----------------------|------------|-----|---|
| fosc in | Oscillator frequency | | 4 | |

HSE 4-16 MHz oscillator characteristics⁽¹⁾⁽²⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|--|--|-----|-----|-----|------|
| f _{OSC_IN} | Oscillator frequency | | 4 | 8 | 16 | MHz |
| R _F | Feedback resistor | | | 200 | | kΩ |
| С | Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾ | $R_S = 30 \Omega$ | | 30 | | pF |
| i ₂ | HSE driving current | $V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS} \text{ with 30 pF}$ load | | | 1 | mA |
| 9 _m | Oscillator transconductance | Startup | 25 | | | mA/V |
| t _{SU(HSE)} ⁽⁴⁾ | Startup time | V _{DD} is stabilized | | 2 | | ms |

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization results, not tested in production.
- The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 19). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2}. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{I 1} and C_{I 2}. Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 19. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 24*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 24. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ (2)

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-------------------------------------|---|---|-------------------------|-----|-----|-----|---------------|
| R _F | Feedback resistor | | | | 5 | | МΩ |
| С | Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) | R _S = 30 KΩ | | | | 15 | pF |
| l ₂ | LSE driving current | $V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS}$ | | | | 1.4 | μΑ |
| g _m | Oscillator transconductance | | | 5 | | | μ A /V |
| | | | T _A = 50 °C | | 1.5 | | |
| | | | T _A = 25 °C | | 2.5 | | |
| | | | T _A = 10 °C | | 4 | | |
| + (3) | Startup time | V _{DD} is | T _A = 0 °C | | 6 | | s |
| t _{SU(LSE)} ⁽³⁾ | Startup time | stabilized | T _A = -10 °C | | 10 | | 5 |
| | | | T _A = -20 °C | | 17 | | |
| | | | T _A = -30 °C | | 32 | | |
| | | | T _A = -40 °C | | 60 | | |

^{1.} Based on characterization, not tested in production.

577

^{2.} Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

^{3.} t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note:

For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} .


Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6$ pF, and $C_{stray} = 2$ pF, then $C_{L1} = C_{L2} = 8$ pF.

Figure 20. Typical application with a 32.768 kHz crystal



5.3.7 Internal clock source characteristics

The parameters given in *Table 25* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

High-speed internal (HSI) RC oscillator

Table 25. HSI oscillator characteristics⁽¹⁾

| Symbol | Parameter | Co | Conditions | | Тур | Max | Unit |
|-------------------------------------|----------------------------------|---------------------------------------|--|------|-----|------------------|------|
| f _{HSI} | Frequency | | | | 8 | | MHz |
| DuCy _(HSI) | Duty cycle | | | 45 | | 55 | % |
| | | User-trimmed register ⁽²⁾ | d with the RCC_CR | | | 1 ⁽³⁾ | % |
| | Accuracy of the HSI oscillator | | $T_A = -40 \text{ to } 105 ^{\circ}\text{C}$ | -2 | | 2.5 | % |
| ACC _{HSI} | | Factory- calibrated ⁽⁴⁾ | $T_A = -10 \text{ to } 85 ^{\circ}\text{C}$ | -1.5 | | 2.2 | % |
| | | | T _A = 0 to 70 °C | -1.3 | | 2 | % |
| | | | T _A = 25 °C | -1.1 | | 1.8 | % |
| t _{su(HSI)} ⁽⁴⁾ | HSI oscillator startup time | | | 1 | | 2 | μs |
| I _{DD(HSI)} ⁽⁴⁾ | HSI oscillator power consumption | | | | 80 | 100 | μA |

^{1.} $V_{DD} = 3.3 \text{ V}$, $T_A = -40 \text{ to } 85 \,^{\circ}\text{C}$ unless otherwise specified.

- 2. Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com.
- 3. Guaranteed by design, not tested in production.
- 4. Based on characterization, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 26. LSI oscillator characteristics (1)

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------------------------|----------------------------------|-----|------|-----|------|
| f _{LSI} ⁽²⁾ | Frequency | 30 | 40 | 60 | kHz |
| t _{su(LSI)} ⁽³⁾ | LSI oscillator startup time | | | 85 | μs |
| I _{DD(LSI)} ⁽³⁾ | LSI oscillator power consumption | | 0.65 | 1.2 | μΑ |

- 1. $V_{DD} = 3 \text{ V}$, $T_A = -40 \text{ to } 85 \,^{\circ}\text{C}$ unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

Wakeup time from low-power mode

The wakeup times given in *Table 27* are measured on a wakeup phase with an 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Table 27. Low-power mode wakeup timings

| Symbol | Parameter | | Unit |
|--------------------------|---|-----|------|
| t _{WUSLEEP} (1) | Wakeup from Sleep mode | 1.8 | μs |
| . (1) | Wakeup from Stop mode (regulator in run mode) | 3.6 | 116 |
| t _{WUSTOP} (1) | Wakeup from Stop mode (regulator in low-power mode) | 5.4 | μs |
| t _{WUSTDBY} (1) | Wakeup from Standby mode | 50 | μs |

 The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.

5.3.8 PLL characteristics

The parameters given in *Table 28* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Table 28. PLL characteristics

| Cumbal | Dovometov | | Unit | | |
|----------------------|--------------------------------|--------------------|------|--------------------|------|
| Symbol | Parameter | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Onit |
| f | PLL input clock ⁽²⁾ | 1 | 8.0 | 25 | MHz |
| f _{PLL_IN} | PLL input clock duty cycle | 40 | | 60 | % |
| f _{PLL_OUT} | PLL multiplier output clock | 16 | | 36 | MHz |
| t _{LOCK} | PLL lock time | | | 200 | μs |
| Jitter | Cycle-to-cycle jitter | | | 300 | ps |

^{1.} Based on characterization, not tested in production.

5.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 85 °C unless otherwise specified.

Table 29. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max ⁽¹⁾ | Unit |
|--------------------|--------------------------------|---|-----|------|--------------------|------|
| t _{prog} | 16-bit programming time | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | 40 | 52.5 | 70 | μs |
| t _{ERASE} | Page (2 KB) erase time | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | 20 | | 40 | ms |
| t _{ME} | Mass erase time | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | 20 | | 40 | ms |
| | I _{DD} Supply current | Read mode f _{HCLK} = 36 MHz with 1 wait state, V _{DD} = 3.3 V | | | 28 | mA |
| I _{DD} | | Write mode f _{HCLK} = 36 MHz, V _{DD} = 3.3 V | | | 7 | mA |
| | | Erase mode f _{HCLK} = 36 MHz, V _{DD} = 3.3 V | | | 5 | mA |
| | | Power-down mode / Halt, V _{DD} = 3.0 to 3.6 V | | | 50 | μΑ |
| V _{prog} | Programming voltage | | 2 | | 3.6 | V |

^{1.} Guaranteed by design, not tested in production.

^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\text{PLL_OUT}}$.

20

Value **Symbol Parameter Conditions** Unit Min⁽¹⁾ $T_A = -40 \, ^{\circ}\text{C} \text{ to } 85 \, ^{\circ}\text{C}$ Endurance 10 kcycles N_{END} $T_A = 85 \, ^{\circ}C$, 1 kcycle⁽²⁾ 30 Data retention Years

 $T_A = 55 \, ^{\circ}C$, 10 kcycle⁽²⁾

Table 30. Flash memory endurance and data retention

5.3.10 **FSMC** characteristics

t_{RET}

Asynchronous waveforms and timings

Figure 21 through Figure 24 represent asynchronous waveforms and Table 31 through Table 34 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 0
- AddressHoldTime = 1
- DataSetupTime = 1

^{1.} Based on characterization, not tested in production.

^{2.} Cycling performed over the whole temperature range.




Figure 21. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾ (2)


| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---|--------------------------|--------------------------|------|
| t _{w(NE)} | FSMC_NE low time | 5t _{HCLK} - 1.5 | 5t _{HCLK} + 2 | ns |
| $t_{v(NOE_NE)}$ | FSMC_NEx low to FSMC_NOE low | 0.5 | 1.5 | ns |
| t _{w(NOE)} | FSMC_NOE low time | 5t _{HCLK} - 1.5 | 5t _{HCLK} + 1.5 | ns |
| t _{h(NE_NOE)} | FSMC_NOE high to FSMC_NE high hold time | -1.5 | | ns |
| t _{v(A_NE)} | FSMC_NEx low to FSMC_A valid | | 7 | ns |
| t _{h(A_NOE)} | Address hold time after FSMC_NOE high | 0.1 | | ns |
| t _{v(BL_NE)} | FSMC_NEx low to FSMC_BL valid | | 0 | ns |
| t _{h(BL_NOE)} | FSMC_BL hold time after FSMC_NOE high | 0 | | ns |
| t _{su(Data_NE)} | Data to FSMC_NEx high setup time | 2t _{HCLK} + 25 | | ns |
| t _{su(Data_NOE)} | Data to FSMC_NOEx high setup time | 2t _{HCLK} + 25 | | ns |
| t _{h(Data_NOE)} | Data hold time after FSMC_NOE high | 0 | | ns |
| t _{h(Data_NE)} | Data hold time after FSMC_NEx high | 0 | | ns |

Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾ (2)

| Symbol | Parameter | Min | Max | Unit |
|-------------------------|-------------------------------|-----|-------------------------|------|
| t _{v(NADV_NE)} | FSMC_NEx low to FSMC_NADV low | | 5 | ns |
| t _{w(NADV)} | FSMC_NADV low time | | t _{HCLK} + 1.5 | ns |

^{1.} $C_L = 15 pF$.

Figure 22. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms



1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 32. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|--------------------------|---|-------------------------|-------------------------|------|
| t _{w(NE)} | FSMC_NE low time | 3t _{HCLK} – 1 | 3t _{HCLK} + 2 | ns |
| $t_{v(NWE_NE)}$ | FSMC_NEx low to FSMC_NWE low | t _{HCLK} - 0.5 | t _{HCLK} + 1.5 | ns |
| t _{w(NWE)} | FSMC_NWE low time | t _{HCLK} - 0.5 | t _{HCLK} + 1.5 | ns |
| t _{h(NE_NWE)} | FSMC_NWE high to FSMC_NE high hold time | t _{HCLK} | | ns |
| t _{v(A_NE)} | FSMC_NEx low to FSMC_A valid | | 7.5 | ns |
| t _{h(A_NWE)} | Address hold time after FSMC_NWE high | t _{HCLK} | | ns |
| t _{v(BL_NE)} | FSMC_NEx low to FSMC_BL valid | | 1.5 | ns |
| t _{h(BL_NWE)} | FSMC_BL hold time after FSMC_NWE high | t _{HCLK} - 0.5 | | ns |
| t _{v(Data_NE)} | FSMC_NEx low to Data valid | | t _{HCLK} + 7 | ns |
| t _{h(Data_NWE)} | Data hold time after FSMC_NWE high | t _{HCLK} | | ns |

^{2.} Based on characterization, not tested in production.

Table 32. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|-------------------------|-------------------------------|-----|-------------------------|------|
| t _{v(NADV_NE)} | FSMC_NEx low to FSMC_NADV low | | 5.5 | ns |
| t _{w(NADV)} | FSMC_NADV low time | | t _{HCLK} + 1.5 | ns |

^{1.} $C_L = 15 pF$.

Figure 23. Asynchronous multiplexed NOR/PSRAM read waveforms




Table 33. Asynchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾

| , , | | | | |
|-------------------------|--|--------------------------|--------------------------|------|
| Symbol | Parameter | Min | Max | Unit |
| t _{w(NE)} | FSMC_NE low time | 7t _{HCLK} – 2 | 7t _{HCLK} + 2 | ns |
| t _{v(NOE_NE)} | FSMC_NEx low to FSMC_NOE low | 3t _{HCLK} - 0.5 | 3t _{HCLK} + 1.5 | ns |
| t _{w(NOE)} | FSMC_NOE low time | 4t _{HCLK} – 1 | 4t _{HCLK} + 2 | ns |
| t _{h(NE_NOE)} | FSMC_NOE high to FSMC_NE high hold time | -1 | | ns |
| t _{v(A_NE)} | FSMC_NEx low to FSMC_A valid | | 0 | ns |
| t _{v(NADV_NE)} | FSMC_NEx low to FSMC_NADV low | 3 | 5 | ns |
| t _{w(NADV)} | FSMC_NADV low time | t _{HCLK} -1.5 | t _{HCLK} + 1.5 | ns |
| t _{h(AD_NADV)} | FSMC_AD (address) valid hold time after FSMC_NADV high | t _{HCLK} | | ns |
| t _{h(A_NOE)} | Address hold time after FSMC_NOE high | t _{HCLK} | | ns |

^{2.} Based on characterization, not tested in production.

Table 33. Asynchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾ (continued)

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---------------------------------------|-------------------------|-----|------|
| t _{h(BL_NOE)} | FSMC_BL hold time after FSMC_NOE high | 0 | | ns |
| $t_{v(BL_NE)}$ | FSMC_NEx low to FSMC_BL valid | | 0 | ns |
| t _{su(Data_NE)} | Data to FSMC_NEx high setup time | 2t _{HCLK} + 24 | | ns |
| t _{su(Data_NOE)} | Data to FSMC_NOE high setup time | 2t _{HCLK} + 25 | | ns |
| t _{h(Data_NE)} | Data hold time after FSMC_NEx high | 0 | | ns |
| t _{h(Data_NOE)} | Data hold time after FSMC_NOE high | 0 | | ns |

^{1.} $C_L = 15 pF$.

^{2.} Based on characterization, not tested in production.




Figure 24. Asynchronous multiplexed NOR/PSRAM write waveforms

Table 34. Asynchronous multiplexed NOR/PSRAM write timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|--|-------------------------|-------------------------|------|
| t _{w(NE)} | FSMC_NE low time | 5t _{HCLK} – 1 | 5t _{HCLK} + 2 | ns |
| t _{v(NWE_NE)} | FSMC_NEx low to FSMC_NWE low | 2t _{HCLK} | 2t _{HCLK} + 1 | ns |
| t _{w(NWE)} | FSMC_NWE low time | 2t _{HCLK} - 1 | 2t _{HCLK} + 2 | ns |
| t _{h(NE_NWE)} | FSMC_NWE high to FSMC_NE high hold time | t _{HCLK} – 1 | | ns |
| t _{v(A_NE)} | FSMC_NEx low to FSMC_A valid | | 7 | ns |
| t _{v(NADV_NE)} | FSMC_NEx low to FSMC_NADV low | 3 | 5 | ns |
| t _{w(NADV)} | FSMC_NADV low time | t _{HCLK} – 1 | t _{HCLK} + 1 | ns |
| t _{h(AD_NADV)} | FSMC_AD (address) valid hold time after FSMC_NADV high | t _{HCLK} – 3 | | ns |
| t _{h(A_NWE)} | Address hold time after FSMC_NWE high | 4t _{HCLK} | | ns |
| t _{v(BL_NE)} | FSMC_NEx low to FSMC_BL valid | | 1.6 | ns |
| t _{h(BL_NWE)} | FSMC_BL hold time after FSMC_NWE high | t _{HCLK} - 1.5 | | ns |
| t _{v(Data_NADV)} | FSMC_NADV high to Data valid | | t _{HCLK} + 1.5 | ns |
| t _{h(Data_NWE)} | Data hold time after FSMC_NWE high | t _{HCLK} – 5 | | ns |


^{1.} $C_L = 15 pF$.

^{2.} Based on characterization, not tested in production.

Synchronous waveforms and timings

Figure 25 through Figure 28 represent synchronous waveforms and Table 36 through Table 38 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC_BurstAccessMode_Enable;
- MemoryType = FSMC_MemoryType_CRAM;
- WriteBurst = FSMC WriteBurst Enable;
- CLKDivision = 1; (0 is not supported, see the STM32F10xxx reference manual)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM



th(CLKH-NWAITV)

ai14893h

Table 35. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|------------------------------|--|------|-----|------|
| t _{w(CLK)} | FSMC_CLK period | 55.5 | | ns |
| t _{d(CLKL-NExL)} | FSMC_CLK low to FSMC_NEx low (x = 02) | | 1.5 | ns |
| t _{d(CLKL-NExH)} | FSMC_CLK low to FSMC_NEx high (x = 02) | 2 | | ns |
| t _{d(CLKL-NADVL)} | FSMC_CLK low to FSMC_NADV low | | 4 | ns |
| t _{d(CLKL-NADVH)} | FSMC_CLK low to FSMC_NADV high | 5 | | ns |
| t _{d(CLKL-AV)} | FSMC_CLK low to FSMC_Ax valid (x = 1625) | | 0 | ns |
| t _{d(CLKL-AIV)} | FSMC_CLK low to FSMC_Ax invalid (x = 1625) | 2 | | ns |
| t _{d(CLKL-NOEL)} | FSMC_CLK low to FSMC_NOE low | | 1 | ns |
| t _{d(CLKL-NOEH)} | FSMC_CLK low to FSMC_NOE high | 0.5 | | ns |
| t _{d(CLKL-ADV)} | FSMC_CLK low to FSMC_AD[15:0] valid | | 12 | ns |
| t _{d(CLKL-ADIV)} | FSMC_CLK low to FSMC_AD[15:0] invalid | 0 | | ns |
| t _{su(ADV-CLKH)} | FSMC_A/D[15:0] valid data before FSMC_CLK high | 6 | | ns |
| t _{h(CLKH-ADV)} | FSMC_A/D[15:0] valid data after FSMC_CLK high | 0 | | ns |
| t _{su(NWAITV-CLKH)} | FSMC_NWAIT valid before FSMC_CLK high | 8 | | ns |
| t _{h(CLKH-NWAITV)} | FSMC_NWAIT valid after FSMC_CLK high | 2 | | ns |

^{1.} $C_L = 15 pF$.

^{2.} Based on characterization, not tested in production.




Figure 26. Synchronous multiplexed PSRAM write timings

Table 36. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|------------------------------|--|------|-----|------|
| t _{w(CLK)} | FSMC_CLK period | 55.5 | | ns |
| t _{d(CLKL-NExL)} | FSMC_CLK low to FSMC_Nex low (x = 02) | | 2 | ns |
| t _{d(CLKL-NExH)} | FSMC_CLK low to FSMC_NEx high (x = 02) | 2 | | ns |
| t _{d(CLKL-NADVL)} | FSMC_CLK low to FSMC_NADV low | | 4 | ns |
| t _{d(CLKL-NADVH)} | FSMC_CLK low to FSMC_NADV high | 5 | | ns |
| t _{d(CLKL-AV)} | FSMC_CLK low to FSMC_Ax valid (x = 1625) | | 0 | ns |
| t _{d(CLKL-AIV)} | FSMC_CLK low to FSMC_Ax invalid (x = 1625) | 2 | | ns |
| t _{d(CLKL-NWEL)} | FSMC_CLK low to FSMC_NWE low | | 1 | ns |
| t _{d(CLKL-NWEH)} | FSMC_CLK low to FSMC_NWE high | 1 | | ns |
| t _{d(CLKL-ADV)} | FSMC_CLK low to FSMC_AD[15:0] valid | | 12 | ns |
| t _{d(CLKL-ADIV)} | FSMC_CLK low to FSMC_AD[15:0] invalid | 3 | | ns |
| t _{d(CLKL-Data)} | FSMC_A/D[15:0] valid after FSMC_CLK low | | 6 | ns |
| t _{su(NWAITV-CLKH)} | FSMC_NWAIT valid before FSMC_CLK high | 7 | | ns |
| t _{h(CLKH-NWAITV)} | FSMC_NWAIT valid after FSMC_CLK high | 2 | | ns |
| t _{d(CLKL-NBLH)} | FSMC_CLK low to FSMC_NBL high | 1 | | ns |

^{1.} $C_L = 15 pF$.

^{2.} Based on characterization, not tested in production.




Figure 27. Synchronous non-multiplexed NOR/PSRAM read timings

Table 37. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|------------------------------|--|------|-----|------|
| t _{w(CLK)} | FSMC_CLK period | 55.5 | | ns |
| t _{d(CLKL-NExL)} | FSMC_CLK low to FSMC_NEx low (x = 02) | | 1.5 | ns |
| t _{d(CLKL-NExH)} | FSMC_CLK low to FSMC_NEx high (x = 02) | 2 | | ns |
| t _{d(CLKL-NADVL)} | FSMC_CLK low to FSMC_NADV low | | 4 | ns |
| t _{d(CLKL-NADVH)} | FSMC_CLK low to FSMC_NADV high | 5 | | ns |
| t _{d(CLKL-AV)} | FSMC_CLK low to FSMC_Ax valid (x = 025) | | 0 | ns |
| t _{d(CLKL-AIV)} | FSMC_CLK low to FSMC_Ax invalid (x = 025) | 4 | | ns |
| t _{d(CLKL-NOEL)} | FSMC_CLK low to FSMC_NOE low | | 1.5 | ns |
| t _{d(CLKL-NOEH)} | FSMC_CLK low to FSMC_NOE high | 1.5 | | ns |
| t _{su(DV-CLKH)} | FSMC_D[15:0] valid data before FSMC_CLK high | 6.5 | | ns |
| t _{h(CLKH-DV)} | FSMC_D[15:0] valid data after FSMC_CLK high | 7 | | ns |
| t _{su(NWAITV-CLKH)} | FSMC_NWAIT valid before FSMC_SMCLK high | 7 | | ns |
| t _{h(CLKH-NWAITV)} | FSMC_NWAIT valid after FSMC_CLK high | 2 | | ns |

^{1.} $C_L = 15 pF$.

577

^{2.} Based on characterization, not tested in production.




Figure 28. Synchronous non-multiplexed PSRAM write timings

Table 38. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|------------------------------|--|------|-----|------|
| t _{w(CLK)} | FSMC_CLK period | 55.5 | | ns |
| t _{d(CLKL-NExL)} | FSMC_CLK low to FSMC_NEx low (x = 02) | | 2 | ns |
| t _{d(CLKL-NExH)} | FSMC_CLK low to FSMC_NEx high (x = 02) | 2 | | ns |
| t _{d(CLKL-NADVL)} | FSMC_CLK low to FSMC_NADV low | | 4 | ns |
| t _{d(CLKL-NADVH)} | FSMC_CLK low to FSMC_NADV high | 5 | | ns |
| t _{d(CLKL-AV)} | FSMC_CLK low to FSMC_Ax valid (x = 1625) | | 0 | ns |
| t _{d(CLKL-AIV)} | FSMC_CLK low to FSMC_Ax invalid (x = 1625) | 2 | | ns |
| t _{d(CLKL-NWEL)} | FSMC_CLK low to FSMC_NWE low | | 1 | ns |
| t _{d(CLKL-NWEH)} | FSMC_CLK low to FSMC_NWE high | 1 | | ns |
| t _{d(CLKL-Data)} | FSMC_D[15:0] valid data after FSMC_CLK low | | 6 | ns |
| t _{su(NWAITV-CLKH)} | FSMC_NWAIT valid before FSMC_CLK high | 7 | | ns |
| t _{h(CLKH-NWAITV)} | FSMC_NWAIT valid after FSMC_CLK high | 2 | | ns |
| t _{d(CLKL-NBLH)} | FSMC_CLK low to FSMC_NBL high | 1 | | ns |

^{1.} $C_L = 15 pF$.


^{2.} Based on characterization, not tested in production.

PC Card/CompactFlash controller waveforms and timings

Figure 29 through *Figure 34* represent synchronous waveforms and *Table 39* provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime = 0x04;
- COM.FSMC_WaitSetupTime = 0x07;
- COM.FSMC HoldSetupTime = 0x04;
- COM.FSMC_HiZSetupTime = 0x00;
- ATT.FSMC SetupTime = 0x04;
- ATT.FSMC WaitSetupTime = 0x07;
- ATT.FSMC_HoldSetupTime = 0x04;
- ATT.FSMC HiZSetupTime = 0x00;
- IO.FSMC_SetupTime = 0x04;
- IO.FSMC_WaitSetupTime = 0x07;
- IO.FSMC HoldSetupTime = 0x04;
- IO.FSMC_HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

Figure 29. PC Card/CompactFlash controller waveforms for common memory read access



1. FSMC_NCE4_2 remains high (inactive during 8-bit access.




Figure 30. PC Card/CompactFlash controller waveforms for common memory write access




Figure 31. PC Card/CompactFlash controller waveforms for attribute memory read access

1. Only data bits 0...7 are read (bits 8...15 are disregarded).





Figure 32. PC Card/CompactFlash controller waveforms for attribute memory write access

1. Only data bits 0...7 are driven (bits 8...15 remains HiZ).






Figure 34. PC Card/CompactFlash controller waveforms for I/O space write access

Table 39. Switching characteristics for PC Card/CF read and write cycles⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|---|--|-------------------------|--------------------------|------|
| t _v (NCEx-A) t _v (NCE4_1-A) | FSMC_NCEx low (x = 4_1/4_2) to FSMC_Ay valid (y = 010) FSMC_NCE4_1 low (x = 4_1/4_2) to FSMC_Ay valid (y = 010) | | 0 | ns |
| th(NCEx-AI) th(NCE4_1-AI) | FSMC_NCEx high (x = $4_1/4_2$) to FSMC_Ax invalid (x = 010) FSMC_NCE4_1 high (x = $4_1/4_2$) to FSMC_Ax invalid (x = 010) | 2.5 | | ns |
| $\begin{bmatrix} t_{d(NREG-NCEx)} \\ t_{d(NREG-NCE4_1)} \end{bmatrix}$ | FSMC_NCEx low to FSMC_NREG valid FSMC_NCE4_1 low to FSMC_NREG valid | | 5 | ns |
| t _{h(NCEx-NREG)} t _{h(NCE4_1-NREG)} | FSMC_NCEx high to FSMC_NREG invalid FSMC_NCE4_1 high to FSMC_NREG invalid | t _{HCLK} + 3 | | ns |
| t _{d(NCE4_1-NOE)} | FSMC_NCE4_1 low to FSMC_NOE low | | 5t _{HCLK} + 2 | ns |
| t _{w(NOE)} | FSMC_NOE low width | 8t _{HCLK} -1.5 | 8t _{HCLK} + 1 | ns |
| t _{d(NOE-NCE4_1} | FSMC_NOE high to FSMC_NCE4_1 high | 5t _{HCLK} + 2 | | ns |
| t _{su(D-NOE)} | FSMC_D[15:0] valid data before FSMC_NOE high | 25 | | ns |
| t _{h(NOE-D)} | FSMC_D[15:0] valid data after FSMC_NOE high | 15 | | ns |
| t _{w(NWE)} | FSMC_NWE low width | 8t _{HCLK} - 1 | 8t _{HCLK} + 2 | ns |
| t _{d(NWE-NCE4_1)} | FSMC_NWE high to FSMC_NCE4_1 high | 5t _{HCLK} + 2 | | ns |
| t _{d(NCE4_1-NWE)} | FSMC_NCE4_1 low to FSMC_NWE low | | 5t _{HCLK} + 1.5 | ns |
| t _{v(NWE-D)} | FSMC_NWE low to FSMC_D[15:0] valid | | 0 | ns |
| t _{h(NWE-D)} | FSMC_NWE high to FSMC_D[15:0] invalid | 11t _{HCLK} | | ns |

Table 39. Switching characteristics for PC Card/CF read and write cycles⁽¹⁾⁽²⁾ (continued)

| Symbol | Parameter | Min | Max | Unit |
|---|---|------------------------|--------------------------|------|
| t _{d(D-NWE)} | FSMC_D[15:0] valid before FSMC_NWE high | 13t _{HCLK} | | ns |
| t _{w(NIOWR)} | FSMC_NIOWR low width | 8t _{HCLK} + 3 | | ns |
| t _{v(NIOWR-D)} | FSMC_NIOWR low to FSMC_D[15:0] valid | | 5t _{HCLK} +1 | ns |
| t _{h(NIOWR-D)} | FSMC_NIOWR high to FSMC_D[15:0] invalid | 11t _{HCLK} | | ns |
| t _{d(NCE4_1-NIOWR)} | FSMC_NCE4_1 low to FSMC_NIOWR valid | | 5t _{HCLK} +3ns | ns |
| t _{h(NCEx-NIOWR)} t _{h(NCE4_1-NIOWR)} | FSMC_NCEx high to FSMC_NIOWR invalid FSMC_NCE4_1 high to FSMC_NIOWR invalid | 5t _{HCLK} – 5 | | ns |
| $\begin{bmatrix} t_{d(NIORD\text{-}NCEx)} \\ t_{d(NIORD\text{-}NCE4_1)} \end{bmatrix}$ | FSMC_NCEx low to FSMC_NIORD valid FSMC_NCE4_1 low to FSMC_NIORD valid | | 5t _{HCLK} + 2.5 | ns |
| t _{h(NCEx-NIORD)} t _{h(NCE4_1-NIORD)} | FSMC_NCEx high to FSMC_NIORD invalid FSMC_NCE4_1 high to FSMC_NIORD invalid | 5t _{HCLK} – 5 | | ns |
| t _{su(D-NIORD)} | FSMC_D[15:0] valid before FSMC_NIORD high | 4.5 | | ns |
| t _{d(NIORD-D)} | FSMC_D[15:0] valid after FSMC_NIORD high | 9 | | ns |
| t _{w(NIORD)} | FSMC_NIORD low width | 8t _{HCLK} + 2 | | ns |

^{1.} $C_L = 15 pF$.

NAND controller waveforms and timings

Figure 35 through *Figure 38* represent synchronous waveforms and *Table 40* provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime = 0x01;
- COM.FSMC_WaitSetupTime = 0x03;
- COM.FSMC_HoldSetupTime = 0x02;
- COM.FSMC_HiZSetupTime = 0x01;
- ATT.FSMC_SetupTime = 0x01;
- ATT.FSMC_WaitSetupTime = 0x03;
- ATT.FSMC_HoldSetupTime = 0x02;
- ATT.FSMC_HiZSetupTime = 0x01;
- Bank = FSMC_Bank_NAND;
- MemoryDataWidth = FSMC MemoryDataWidth 16b;
- ECC = FSMC_ECC_Enable;
- ECCPageSize = FSMC ECCPageSize 512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

^{2.} Based on characterization, not tested in production.

FSMC_NCEX LOW

ALE (FSMC_A17)
CLE (FSMC_A16)

FSMC_NWE

FSMC_NOE (NRE)


Tsmc_NOE (NRE)

FSMC_D[15:0]

ai14901b

Figure 35. NAND controller waveforms for read access

Figure 36. NAND controller waveforms for write access



FSMC_NCEX LOW

ALE (FSMC_A17)
CLE (FSMC_A16)

FSMC_NWE

FSMC_NOE

Tw(NOE-ALE)

tw(NOE-ALE)

th(NOE-ALE)

th(NOE-D)

FSMC_D[15:0]

577




Figure 38. NAND controller waveforms for common memory write access

Table 40. Switching characteristics for NAND Flash read and write cycles⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|--|--|--------------------------|--------------------------|------|
| $t_{d(D-NWE)}^{(2)}$ | FSMC_D[15:0] valid before FSMC_NWE high | 5t _{HCLK} + 12 | | ns |
| t _{w(NOE)} ⁽²⁾ | FSMC_NOE low width | 4t _{HCLK} - 1.5 | 4t _{HCLK} + 1.5 | ns |
| t _{su(D-NOE)} ⁽²⁾ | FSMC_D[15:0] valid data before FSMC_NOE high | 25 | | ns |
| t _{h(NOE-D)} ⁽²⁾ | FSMC_D[15:0] valid data after FSMC_NOE high | 7 | | ns |
| t _{w(NWE)} ⁽²⁾ | FSMC_NWE low width | 4t _{HCLK} – 1 | 4t _{HCLK} + 2.5 | ns |
| t _{v(NWE-D)} ⁽²⁾ | FSMC_NWE low to FSMC_D[15:0] valid | | 0 | ns |
| t _{h(NWE-D)} ⁽²⁾ | FSMC_NWE high to FSMC_D[15:0] invalid | 2t _{HCLK} + 4ns | | ns |
| t _{d(ALE-NWE)} (3) | FSMC_ALE valid before FSMC_NWE low | | 3t _{HCLK} + 1.5 | ns |
| t _{h(NWE-ALE)} (3) | FSMC_NWE high to FSMC_ALE invalid | 3t _{HCLK} + 4.5 | | ns |
| t _{d(ALE-NOE)} (3) | FSMC_ALE valid before FSMC_NOE low | | 3t _{HCLK} + 2 | ns |
| t _{h(NOE-ALE)} ⁽³⁾ | FSMC_NWE high to FSMC_ALE invalid | 3t _{HCLK} + 4.5 | | ns |

^{1.} $C_L = 15 pF$.

^{2.} Based on characterization, not tested in production.

^{3.} Guaranteed by design, not tested in production.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (Electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 41*. They are based on the EMS levels and classes defined in application note AN1709.

Table 41. EMS characteristics

| Symbol | Parameter | Conditions | Level/Class |
|-------------------|---|--|-------------|
| V _{FESD} | Voltage limits to be applied on any I/O pin to induce a functional disturbance | $\begin{split} V_{DD} = 3.3 \text{ V, LQFP144,} \\ T_{A} = +25 \text{ °C, } f_{HCLK} = 36 \text{ MHz} \\ \text{conforms to IEC 61000-4-2} \end{split}$ | 2B |
| V _{EFTB} | Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance | $V_{DD} = 3.3 \text{ V, LQFP144,} \ T_A = +25 ^{\circ}\text{C, f}_{HCLK} = 36 \text{ MHz} \ \text{conforms to IEC 61000-4-4}$ | 4A |

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre qualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second. To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 42. EMI characteristics

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. [f _{HSE} /f _{HCLK}] 8/36 MHz | Unit |
|------------------|------------|--|--------------------------|--|------|
| S _{EMI} | Peak level | V _{DD} = 3.3 V, T _A = 25 °C, | 0.1 MHz to 30 MHz | 8 | |
| | | | 30 MHz to 130 MHz | 27 | dΒμV |
| | | | 130 MHz to 1 GHz | 26 | |
| | | | SAE EMI Level | 4 | - |

5.3.12 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 43. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|-----------------------|---|--|-------|------------------------------|------|
| V _{ESD(HBM)} | | T _A = +25 °C, conforming to JESD22-A114 | 2 | 2000 | ٧ |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | T _A = +25 °C, conforming to JESD22-C101 | II | 500 | V |

 $^{{\}bf 1.} \quad {\bf Based\ on\ characterization\ results,\ not\ tested\ in\ production.}$

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78 IC latch-up standard.

Table 44. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
|--------|-----------------------|---|------------|
| LU | Static latch-up class | T _A = +85 °C conforming to JESD78A | II level A |

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in Table 45

Table 45. I/O current injection susceptibility

| Symbol | | Functional s | | |
|------------------|--|--------------------|--------------------|------|
| | Description | Negative injection | Positive injection | Unit |
| I _{INJ} | Injected current on OSC_IN32, OSC_OUT32, PA4, PA5, PC13 | -0 | +0 | |
| | Injected current on all FT pins | -5 | +0 | mA |
| | Injected current on any other pin | -5 | +5 | |

5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under the conditions summarized in *Table 10*. All I/Os are CMOS and TTL compliant.

Table 46. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---|---|-----------------------------------|-----|-----------------------------------|------|
| V | Standard IO input low level voltage | | -0.3 | | 0.28*(V _{DD} -2 V)+0.8 V | ٧ |
| V _{IL} | IO FT ⁽¹⁾ input low level voltage | | -0.3 | | 0.32*(V _{DD} -2V)+0.75 V | ٧ |
| | Standard IO input high level voltage | | 0.41*(V _{DD} -2 V)+1.3 V | | V _{DD} +0.3 | ٧ |
| V _{IH} | IO FT ⁽¹⁾ input high level | V _{DD} > 2 V | 0.40*//0.1/\1.1/ | | 5.5 | V |
| | voltage | $V_{DD} \le 2 V$ | - 0.42*(V _{DD} -2 V)+1 V | | 5.2 | V |
| V _{hys} | Standard IO Schmitt trigger voltage hysteresis ⁽²⁾ | | 200 | | | mV |
| ,c | IO FT Schmitt trigger voltage hysteresis ⁽²⁾ | | 5% V _{DD} ⁽³⁾ | | | mV |
| | Input lookage current (4) | $V_{SS} \le V_{IN} \le V_{DD}$ Standard I/Os | | | ±1 | |
| l _{lkg} | Input leakage current (4) | V _{IN} = 5 V I/O FT | | | 3 | μA |
| R _{PU} | Weak pull-up equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | kΩ |
| R _{PD} | Weak pull-down equivalent resistor ⁽⁵⁾ | $V_{IN} = V_{DD}$ | 30 | 40 | 50 | kΩ |
| C _{IO} | I/O pin capacitance | | | 5 | | pF |

FT = Five-volt tolerant. In order to sustain a voltage higher than V_{DD}+0.3 the internal pull-up/pull-down resistors must be disabled.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 39* and *Figure 40* for standard I/Os, and in *Figure 41* and *Figure 42* for 5 V tolerant I/Os.

^{2.} Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

^{3.} With a minimum of 100 mV.

^{4.} Leakage could be higher than max. if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

Figure 39. Standard I/O input characteristics - CMOS port





Figure 40. Standard I/O input characteristics - TTL port







Figure 41. 5 V tolerant I/O input characteristics - CMOS port

Figure 42. 5 V tolerant I/O input characteristics - TTL port



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to \pm -8 mA, and sink or source up to \pm -20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 8*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 8*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*. All I/Os are CMOS and TTL compliant.

Table 47. Output voltage characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------------------|---|---|----------------------|-----|------|
| V _{OL} ⁽¹⁾ | Output Low level voltage for an I/O pin when 8 pins are sunk at the same time | CMOS port ⁽²⁾ , I _{IO} = +8 mA, | | 0.4 | V |
| V _{OH} ⁽³⁾ | Output High level voltage for an I/O pin when 8 pins are sourced at the same time | 100 = 40 m/A, $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ | V _{DD} -0.4 | | V |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | TTL port ⁽²⁾ | | 0.4 | V |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2.7 V < V _{DD} < 3.6 V | 2.4 | | |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | $I_{IO} = +20 \text{ mA}^{(4)}$ | | 1.3 | V |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2.7 V < V _{DD} < 3.6 V | V _{DD} -1.3 | | V |
| V _{OL} ⁽¹⁾ | Output low level voltage for an I/O pin when 8 pins are sunk at the same time | $I_{IO} = +6 \text{ mA}^{(4)}$ | | 0.4 | V |
| V _{OH} ⁽³⁾ | Output high level voltage for an I/O pin when 8 pins are sourced at the same time | 2 V < V _{DD} < 2.7 V | V _{DD} -0.4 | | ľ |

^{1.} The $I_{\rm IO}$ current sunk by the device must always respect the absolute maximum rating specified in *Table 8* and the sum of $I_{\rm IO}$ (I/O ports and control pins) must not exceed $I_{\rm VSS}$.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 8* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

^{4.} Based on characterization data, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 43* and *Table 48*, respectively.

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Table 48. I/O AC characteristics⁽¹⁾

| MODEx [1:0] bit value ⁽¹⁾ | Symbol | Parameter | Conditions | Max | Unit | |
|--|-------------------------|---|---|---|------|-----|
| | f _{max(IO)out} | Maximum frequency ⁽²⁾ | $C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$ | 2 | MHz | |
| 10 | t _{f(IO)out} | Output high to low level fall time | C _L = 50 pF, V _{DD} = 2 V to 3.6 V | 125 ⁽³⁾ | no | |
| | t _{r(IO)out} | Output low to high level rise time | C _L = 50 pr, v _{DD} = 2 v to 3.6 v | 125 ⁽³⁾ | ns | |
| | f _{max(IO)out} | Maximum frequency ⁽²⁾ | C _L = 50 pF, V _{DD} = 2 V to 3.6 V | 10 | MHz | |
| 01 | t _{f(IO)out} | Output high to low level fall time | C _ 50 pE V 2 V to 2 6 V | 25 ⁽³⁾ | 20 | |
| | t _{r(IO)out} | Output low to high level rise time | C_L = 50 pF, V_{DD} = 2 V to 3.6 V | 25 ⁽³⁾ | ns | |
| | F _{max(IO)out} | F _{max(IO)out} | out Maximum Frequency ⁽²⁾ | C_L = 30 pF, V_{DD} = 2.7 V to 3.6 V | 50 | MHz |
| | | | | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 30 | MHz |
| | | | $C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$ | 20 | MHz | |
| | | | $C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 5 ⁽³⁾ | | |
| 11 | t _{f(IO)out} | Output high to low level fall time | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 8 ⁽³⁾ | | |
| | | | $C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$ | 12 ⁽³⁾ | ns | |
| | | | $C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 5 ⁽³⁾ | 113 | |
| | t _{r(IO)out} | Output low to high level rise time | $C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | 8 ⁽³⁾ | | |
| | | unic | C _L = 50 pF, V _{DD} = 2 V to 2.7 V | 12 ⁽³⁾ | | |
| - | t _{EXTIpw} | Pulse width of external signals detected by the EXTI controller | | 10 | ns | |

The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.

^{2.} The maximum frequency is defined in Figure 43.

^{3.} Guaranteed by design, not tested in production.

EXTERNAL $t_r(IO)$ out $t_r(I$

Figure 43. I/O AC characteristics definition

5.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI} (see *Table 46*).


Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Table 49. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|---|-------------------|------|-----|----------------------|------|
| V _{IL(NRST)} ⁽¹⁾ | NRST Input low level voltage | | -0.5 | | 0.8 | V |
| V _{IH(NRST)} ⁽¹⁾ | NRST Input high level voltage | | 2 | | V _{DD} +0.5 | V |
| V _{hys(NRST)} | NRST Schmitt trigger voltage hysteresis | | | 200 | | mV |
| R _{PU} | Weak pull-up equivalent resistor ⁽²⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | kΩ |
| V _{F(NRST)} ⁽¹⁾ | NRST Input filtered pulse | | | | 100 | ns |
| V _{NF(NRST)} ⁽¹⁾ | NRST Input not filtered pulse | | 300 | | | ns |

^{1.} Guaranteed by design, not tested in production.

Figure 44. Recommended NRST pin protection



- . The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 49. Otherwise the reset will not be taken into account by the device.

577

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

5.3.16 TIM timer characteristics

The parameters given in *Table 50* are guaranteed by design.

Refer to *Section 5.3.13: I/O current injection characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 50. TIMx⁽¹⁾ characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------------------|---|-------------------------------|--------|-------------------------|----------------------|
| + | Timer resolution time | | 1 | | t _{TIMxCLK} |
| ^t res(TIM) | Timer resolution time | f _{TIMxCLK} = 36 MHz | 27.8 | | ns |
| f | Timer external clock | | 0 | f _{TIMxCLK} /2 | MHz |
| f _{EXT} | frequency on CH1 to CH4 | f _{TIMxCLK} = 36 MHz | 0 | 18 | MHz |
| Res _{TIM} | Timer resolution | | | 16 | bit |
| | 16-bit counter clock period when internal clock is selected | | 1 | 65536 | t _{TIMxCLK} |
| ^t COUNTER | | f _{TIMxCLK} = 36 MHz | 0.0278 | 1820 | μs |
| t _{MAX_} COUNT | Maximum possible count | | | 65536 × 65536 | t _{TIMxCLK} |
| | | f _{TIMxCLK} = 36 MHz | | 119.2 | s |

^{1.} TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

5.3.17 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 10*.

The STM32F101xC, STM32F101xD and STM32F101xE access line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 51*. Refer also to *Section 5.3.13: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 51. I²C characteristics

| Cymphol | Parameter | Standard | mode I ² C ⁽¹⁾ | Fast mode | 1 | | |
|-------------------------|---|----------|--------------------------------------|----------------------|--------------------|------|--|
| Symbol | Parameter | Min | Max | Min | Max | Unit | |
| t _{w(SCLL)} | SCL clock low time | 4.7 | | 1.3 | | II.C | |
| t _{w(SCLH)} | SCL clock high time | 4.0 | | 0.6 | | μs | |
| t _{su(SDA)} | SDA setup time | 250 | | 100 | | | |
| t _{h(SDA)} | SDA data hold time | 0(3) | | 0 ⁽⁴⁾ | 900 ⁽³⁾ | | |
| t _{r(SDA)} | SDA and SCL rise time | | 1000 | 20+0.1C _b | 300 | ns | |
| t _{f(SDA)} | SDA and SCL fall time | | 300 | | 300 | | |
| t _{h(STA)} | Start condition hold time | 4.0 | | 0.6 | | | |
| t _{su(STA)} | Repeated Start condition setup time | 4.7 | | 0.6 | | μs | |
| t _{su(STO)} | Stop condition setup time | 4.0 | | 0.6 | | μs | |
| t _{w(STO:STA)} | Stop to Start condition time (bus free) | 4.7 | | 1.3 | | μs | |
| C _b | Capacitive load for each bus line | | 400 | | 400 | pF | |

^{1.} Guaranteed by design, not tested in production.

f_{PCLK1} must be higher than 2 MHz to achieve standard mode I²C frequencies. It must be higher than 4 MHz to achieve the fast mode I²C frequencies and it must be a multiple of 10 MHz in order to reach the I2C fast mode maximum clock speed of 400 kHz.

^{3.} The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

^{4.} The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.




Figure 45. I²C bus AC waveforms and measurement circuit⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 52. SCL frequency $(f_{PCLK1} = 36 \text{ MHz}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$

| f _{SCL} | I2C_CCR value |
|------------------|-----------------------------|
| (kHz) | $R_P = 4.7 \text{ k}\Omega$ |
| 400 | 0x801E |
| 300 | 0x8028 |
| 200 | 0x803C |
| 100 | 0x00B4 |
| 50 | 0x0168 |
| 20 | 0x0384 |

^{1.} R_P = External pull-up resistance, $f_{SCL} = I^2C$ speed,

For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the
tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external
components used to design the application.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 53Table 54* are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 10*.

Refer to *Section 5.3.13: I/O current injection characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 53. STM32F10xxx SPI characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--|------------------------------|---|--------------------|--------------------|--------|
| f _{SCK} | SPI clock frequency | Master mode | | 10 | MHz |
| 1/t _{c(SCK)} | SFI Clock frequency | Slave mode | | 10 | IVITIZ |
| t _{r(SCK)} t _{f(SCK)} | SPI clock rise and fall time | Capacitive load: C = 30 pF | | 8 | |
| t _{su(NSS)} ⁽¹⁾ | NSS setup time | Slave mode | 4t _{PCLK} | | |
| t _{h(NSS)} ⁽¹⁾ | NSS hold time | Slave mode | 73 | | |
| t _{w(SCKH)} (1) t _{w(SCKL)} (1) | SCK high and low time | Master mode, f _{PCLK} = 36 MHz, presc = 4 | 50 | 60 | |
| | _ | Master mode - SPI1 | 3 | | |
| $t_{su(MI)}^{(1)}$ | Data input setup time | Master mode - SPI2 | 5 | | |
| -su(SI) | | Slave mode | 4 | | |
| . (1) | | Master mode - SPI1 | 4 | | |
| t _{h(MI)} (1) | Data input hold time | Master mode - SPI2 | 6 | | |
| t _{h(SI)} ⁽¹⁾ | | Slave mode | 5 | | ns |
| t _{a(SO)} ⁽¹⁾⁽²⁾ | Data output access | Slave mode, f _{PCLK} = 36 MHz, presc = 4 | 0 | 55 | |
| () | time | Slave mode, f _{PCLK} = 20 MHz | | 4t _{PCLK} | |
| t _{dis(SO)} ⁽¹⁾⁽³⁾ | Data output disable time | Slave mode | 10 | | |
| t _{v(SO)} (1) | Data output valid time | Slave mode (after enable edge) | | 25 | |
| t _{v(MO)} ⁽¹⁾ | Data output valid time | Master mode (after enable edge) | | 6 | |
| t _{h(SO)} ⁽¹⁾ | Data output hold | Slave mode (after enable edge) | 25 | | |
| t _{h(MO)} ⁽¹⁾ | time | Master mode (after enable edge) | 6 | | 1 |

 $^{{\}bf 1.} \quad {\bf Based \ on \ characterization, \ not \ tested \ in \ production.}$

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

Table 54. SPI characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--|----------------------------------|---|--------------------|--------------------|-------|
| f _{SCK} | CDI aloak fraguana | Master mode | | 18 | MHz |
| 1/t _{c(SCK)} SPI clock frequency | | Slave mode | | 18 | IVITZ |
| t _{r(SCK)} | SPI clock rise and fall time | Capacitive load: C = 30 pF | | 8 | ns |
| DuCy(SCK) | SPI slave input clock duty cycle | Slave mode | 30 | 70 | % |
| t _{su(NSS)} ⁽¹⁾ | NSS setup time | Slave mode | 4t _{PCLK} | | |
| t _{h(NSS)} ⁽¹⁾ | NSS hold time | Slave mode | 2t _{PCLK} | | |
| t _{w(SCKH)} (1) t _{w(SCKL)} (1) | SCK high and low time | Master mode, f _{PCLK} = 36 MHz, presc = 4 | 50 | 60 | |
| t _{su(MI)} | Data input setup time | Master mode | 5 | | |
| $t_{su(MI)}^{(1)}$ $t_{su(SI)}^{(1)}$ | Data input setup time | Slave mode | 5 | | |
| t _{h(MI)} (1) | Data input hold time | Master mode | 5 | | |
| t _{h(SI)} ⁽¹⁾ | Data input hold time | Slave mode | 4 | | ns |
| t _{a(SO)} ⁽¹⁾⁽²⁾ | Data output access time | Slave mode, f _{PCLK} = 20 MHz | 0 | 3t _{PCLK} | |
| t _{dis(SO)} (1)(3) | Data output disable time | Slave mode | 2 | 10 | |
| t _{v(SO)} (1)(1) | Data output valid time | Slave mode (after enable edge) | | 25 | |
| t _{v(MO)} ⁽¹⁾⁽¹⁾ | Data output valid time | Master mode (after enable edge) | | 5 | |
| t _{h(SO)} ⁽¹⁾ | Data output hold time | Slave mode (after enable edge) | 15 | | |
| t _{h(MO)} ⁽¹⁾ | Data output hold time | Master mode (after enable edge) | 2 | | |

^{1.} Based on characterization, not tested in production.


Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

NSS input tc(SCK) th(NSS) [‡]SU(NSS) CPHA=0 CPOL=0 tw(SCKH) CPHA=0 tw(SCKL) CPOL=1 ^tr(SCK) ^tf(SCK) tv(SO) ta(SO) th(SO) tdis(SO) MISO MSB OUT BIT6 OUT LSB OUT OUTPUT tsu(SI) → MOSI M SB IN BIT1 IN LSB IN INPUT th(SI) ai14134c

Figure 46. SPI timing diagram - slave mode and CPHA=0





^{1.} Measurement points are done at CMOS levels: $0.3V_{\rm DD}$ and $0.7V_{\rm DD}$.




Figure 48. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\rm DD}$ and $0.7V_{\rm DD}$.

5.3.18 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 10*.

Note: It is recommended to perform a calibration after each power-up.

Table 55. **ADC** characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------------|---|---|--|-----|--------------------|--------------------|
| V _{DDA} | Power supply | | 2.4 | | 3.6 | V |
| V _{REF+} | Positive reference voltage | 2.4 | | | V_{DDA} | V |
| I _{VREF} | Current on the V _{REF} input pin | | | | 220 ⁽¹⁾ | μΑ |
| f _{ADC} | ADC clock frequency | | 0.6 | | 14 | MHz |
| f _S ⁽²⁾ | Sampling rate | | 0.05 | | 1 | MHz |
| £ (2) | External trigger frequency | f _{ADC} = 14 MHz | | | 823 | kHz |
| f _{TRIG} ⁽²⁾ | External trigger frequency | | | | 17 | 1/f _{ADC} |
| V _{AIN} | Conversion voltage range ⁽³⁾ | | 0 (V _{SSA} or V _{REF} - tied to ground) | | V _{REF+} | V |
| R _{AIN} ⁽²⁾ | External input impedance | See Equation 1 and Table 56 for details | | | 50 | kΩ |
| R _{ADC} ⁽²⁾ | Sampling switch resistance | | | | 1 | kΩ |
| C _{ADC} ⁽²⁾ | Internal sample and hold capacitor | | | | 8 | pF |
| + (2) | Calibration time | f _{ADC} = 14 MHz | 5.9 | | | μs |
| t _{CAL} ⁽²⁾ | Calibration time | | 8 | 3 | | 1/f _{ADC} |
| t _{lat} ⁽²⁾ | Injection trigger conversion | f _{ADC} = 14 MHz | | | 0.214 | μs |
| 'lat` ' | latency | | | | 3 ⁽⁴⁾ | 1/f _{ADC} |
| t _{latr} (2) | Regular trigger conversion | f _{ADC} = 14 MHz | | | 0.143 | μs |
| 'latr` | latency | | | | 2 ⁽⁴⁾ | 1/f _{ADC} |
| t _S ⁽²⁾ | Sampling time | f _{ADC} = 14 MHz | 0.107 | | 17.1 | μs |
| Ü | Sampling time | | 1.5 | | 239.5 | 1/f _{ADC} |
| t _{STAB} ⁽²⁾ | Power-up time | | 0 | 0 | 1 | μs |
| | Total conversion time | f _{ADC} = 14 MHz | 1 | | 18 | μs |
| t _{CONV} ⁽²⁾ | (including sampling time) | | 14 to 252 (t _S for sampling +12.5 for successive approximation) | | | 1/f _{ADC} |

- 1. Based on characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to *Section 3: Pinouts and pin descriptions* for further details.
- 4. For external triggers, a delay of 1/f_{PCLK2} must be added to the latency specified in *Table 55*.

$$\begin{aligned} & \textbf{Equation 1: R_{AIN} max formula:} \\ & R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC} \end{aligned}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 56. R_{AIN} max for $f_{ADC} = 14 \text{ MHz}^{(1)}$

| T _s (cycles) | t _S (μs) | R_{AIN} max (kΩ) |
|-------------------------|---------------------|--------------------|
| 1.5 | 0.11 | 0.4 |
| 7.5 | 0.54 | 5.9 |
| 13.5 | 0.96 | 11.4 |
| 28.5 | 2.04 | 25.2 |
| 41.5 | 2.96 | 37.2 |
| 55.5 | 3.96 | 50 |
| 71.5 | 5.11 | NA |
| 239.5 | 17.1 | NA |

^{1.} Guaranteed by design, not tested in production.

Table 57. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾

| Symbol | Parameter | Test conditions | Тур | Max ⁽³⁾ | Unit |
|--------|------------------------------|--|------|--------------------|------|
| ET | Total unadjusted error | f _{PCLK2} = 28 MHz, | ±1.3 | ±2 | |
| EO | Offset error | f_{ADC} = 14 MHz, R_{AIN} < 10 k Ω , V_{DDA} = 3 V to 3.6 V, T_A = 25 °C Measurements made after ADC calibration V_{REF+} = V_{DDA} | ±1 | ±1.5 | |
| EG | Gain error | | ±0.5 | ±1.5 | LSB |
| ED | Differential linearity error | | ±0.7 | ±1 | |
| EL | Integral linearity error | | ±0.8 | ±1.5 | |

^{1.} ADC DC accuracy values are measured after internal calibration.

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 5.3.13 does not affect the ADC accuracy.


^{3.} Based on characterisation, not tested in production.

Table 58. ADC accuracy⁽¹⁾ (2)(3)

| Symbol | Parameter | Test conditions | Тур | Max ⁽⁴⁾ | Unit |
|--------|------------------------------|--|------|--------------------|------|
| ET | Total unadjusted error | 6 00 MHz | ±2 | ±5 | |
| EO | Offset error | f _{PCLK2} = 28 MHz, f _{ADC} = 14 MHz, R _{AIN} < 10 kΩ, | ±1.5 | ±2.5 | |
| EG | Gain error | V _{DDA} = 2.4 V to 3.6 V | ±1.5 | ±3 | LSB |
| ED | Differential linearity error | Measurements made after ADC calibration | ±1 | ±2 | |
| EL | Integral linearity error | ADC calibration | ±1.5 | ±3 | |

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Better performance could be achieved in restricted V_{DD} , frequency, V_{REF} and temperature ranges.
- 3. ADC accuracy vs. negative injection current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 5.3.13 does not affect the ADC accuracy.
- 4. Based on characterisation, not tested in production.

Figure 49. ADC accuracy characteristics



STM32F10xxx Sample and hold ADC converter $\mathsf{R}_{\mathsf{AIN}}^{(1)}$ R_{ADC}(1) AINx 12-bit converter C_{ADC}(1) parasitic ai14139d

Figure 50. Typical connection diagram using the ADC

- Refer to *Table 55* for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 51 or Figure 52, depending on whether $V_{\text{REF+}}$ is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.




Figure 51. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.

Doc ID 14610 Rev 8 96/112




Figure 52. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. $V_{\text{REF+}}$ and $V_{\text{REF-}}$ inputs are available only on 100-pin packages.

5.3.19 DAC electrical specifications

Table 59. DAC characteristics

| Symbol | Parameter | Min | Тур | Max ⁽¹⁾ | Unit | Comments |
|----------------------------------|--|-----|-----|--------------------------|------|---|
| V _{DDA} | Analog supply voltage | 2.4 | | 3.6 | ٧ | |
| V _{REF+} | Reference supply voltage | 2.4 | | 3.6 | V | V _{REF+} must always be below V _{DDA} |
| V_{SSA} | Ground | 0 | | 0 | V | |
| R _{LOAD} ⁽²⁾ | Resistive load with buffer ON | 5 | | | kΩ | |
| R _O ⁽²⁾ | Impedance output with buffer OFF | | | 15 | kΩ | When the buffer is OFF, the minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω |
| C _{LOAD} ⁽²⁾ | Capacitive load | | | 50 | рF | Maximum capacitive load at DAC_OUT pin (when the buffer is ON). |
| DAC_OUT min ⁽²⁾ | Lower DAC_OUT voltage with buffer ON | 0.2 | | | V | It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at |
| DAC_OUT max ⁽²⁾ | Higher DAC_OUT voltage with buffer ON | | | V _{DDA} – 0.2 | V | $V_{REF+} = 3.6 \text{ V}$ and (0x155) and (0xEAB) at $V_{REF+} = 2.4 \text{ V}$. |
| DAC_OUT min ⁽²⁾ | Lower DAC_OUT voltage with buffer OFF | | 0.5 | | mV | It gives the maximum output |
| DAC_OUT max ⁽²⁾ | Higher DAC_OUT voltage with buffer OFF | | | V _{REF+} – 1LSB | V | excursion of the DAC. |

Table 59. DAC characteristics (continued)

| o load, worst code b) at V _{REF+} = 3.6 V in of DC consumption on uts. |
|---|
| * |
|) on the inputs. |
| o load, worst code c) at V _{REF+} = 3.6 V in of DC consumption on uts. |
| for the DAC in 10-bit tration. |
| or the DAC in 12-bit tration. |
| or the DAC in 10-bit tration. |
| or the DAC in 12-bit tration. |
| or the DAC in 12-bit ration. |
| for the DAC in 10-bit at = 3.6 V. |
| or the DAC in 12-bit at = 3.6 V. |
| or the DAC in 12bit tration. |
| ≤ 50 pF, R_{LOAD} ≥ 5 kΩ |
| ≤ 50 pF, R _{LOAD} ≥ 5 kΩ |
| \leq 50 pF, R _{LOAD} \geq 5 k Ω ode between lowest and t possible ones. |
| _{DAD} , C _{LOAD} = 50 pF |
| |

^{1.} Based on characterization, not tested in production.

^{2.} Guaranteed by design, not tested in production.

ai17157

Buffered/Non-buffered DAC

Buffer(1)

12-bit
digital to
analog
converter

C LOAD

Figure 53. 12-bit buffered /non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

5.3.20 Temperature sensor characteristics

Table 60. TS characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------------------------|--|------|------|------|-------|
| T _L ⁽¹⁾ | V _{SENSE} linearity with temperature | | ±1 | ±2 | °C |
| Avg_Slope ⁽¹⁾ | Average slope | 4.0 | 4.3 | 4.6 | mV/°C |
| V ₂₅ ⁽¹⁾ | Voltage at 25°C | 1.34 | 1.43 | 1.52 | V |
| t _{START} ⁽²⁾ | Startup time | 4 | | 10 | μs |
| T _{S_temp} (3)(2) | ADC sampling time when reading the temperature | | | 17.1 | μs |

1.

^{2.} Guaranteed by design, not tested in production.

^{3.} Shortest sampling time can be determined in the application by multiple iterations.


6 Package characteristics

6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 54. LQFP144, 20 x 20 mm, 144-pin thin quad flat package outline⁽¹⁾

Figure 55. Recommended footprint⁽¹⁾⁽²⁾



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 61. LQFP144, 20 x 20 mm, 144-pin thin quad flat package mechanical data

| Cumbal | millimeters inches ⁽¹⁾ | | | | | |
|--------|-----------------------------------|--------|-------|--------|--------|--------|
| Symbol | Min | Тур | Max | Min | Тур | Max |
| Α | | | 1.60 | | | 0.0630 |
| A1 | 0.050 | | 0.15 | 0.0020 | | 0.0059 |
| A2 | 1.350 | 1.400 | 1.45 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.27 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.090 | | 0.20 | 0.0035 | | 0.0079 |
| D | 21.800 | 22.000 | 22.20 | 0.8583 | 0.8661 | 0.874 |
| D1 | 19.800 | 20.000 | 20.20 | 0.7795 | 0.7874 | 0.7953 |
| D3 | | 17.500 | | | 0.689 | |
| E | 21.800 | 22.000 | 22.20 | 0.8583 | 0.8661 | 0.874 |
| E1 | 19.800 | 20.000 | 20.20 | 0.7795 | 0.7874 | 0.7953 |
| E3 | | 17.500 | | | 0.689 | |
| е | | 0.500 | | | 0.0197 | |
| L | 0.450 | 0.600 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | | 1.000 | | | 0.0394 | |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| CCC | | 0.080 | | | 0.0031 | • |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 56. LQFP100 – 14 x 14 mm, 100-pin low-profile Figure 57. Recommended footprint⁽¹⁾⁽²⁾ quad flat package outline⁽¹⁾

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 62. LQPF100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|--------|--------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| Α | | | 1.600 | | | 0.0630 |
| A1 | 0.050 | | 0.150 | 0.0020 | | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.090 | | 0.200 | 0.0035 | | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.622 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| D3 | | 12.000 | | | 0.4724 | |
| E | 15.800 | 16.000 | 16.200 | 0.622 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| E3 | | 12.000 | | | 0.4724 | |
| е | | 0.500 | | | 0.0197 | |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | | 1.000 | | | 0.0394 | |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| ссс | 0.08 | | | | 0.0031 | • |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 58. LQFP64 – 10 x 10 mm, 64 pin low-profile quad Figure 59. Recommended flat package outline⁽¹⁾ footprint⁽¹⁾⁽²⁾

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 63. LQFP64 - 10 x 10 mm, 64 pin low-profile quad flat package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|----------------|--------|--------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| Α | | | 1.600 | | | 0.0630 |
| A1 | 0.050 | | 0.150 | 0.0020 | | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.090 | | 0.200 | 0.0035 | | 0.0079 |
| D | 11.800 | 12.000 | 12.200 | 0.4646 | 0.4724 | 0.4803 |
| D1 | 9.800 | 10.000 | 10.200 | 0.3858 | 0.3937 | 0.4016 |
| D. | | 7.500 | | | | |
| Е | 11.800 | 12.000 | 12.200 | 0.4646 | 0.4724 | 0.4803 |
| E1 | 9.800 | 10.00 | 10.200 | 0.3858 | 0.3937 | 0.4016 |
| е | | 0.500 | | | 0.0197 | |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| L | 0.450 | 0.600 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | | 1.000 | | | 0.0394 | |
| ccc | 0.080 | | | 0.0031 | • | |
| N | Number of pins | | | | | |
| . • | 64 | | | | | |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

6.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 10: General operating conditions on page 38*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 64. Package thermal characteristics

| Symbol | Parameter | Value | Unit |
|--------|--|-------|------|
| | Thermal resistance junction-ambient LQFP144 - 20 x 20 mm / 0.5 mm pitch | 30 | |
| | Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch | 46 | °C/W |
| | Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch | 45 | |

6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

6.2.2 Evaluating the maximum junction temperature for an application

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 65: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature. Here, only temperature range 6 is available (–40 to 85 °C).

The following example shows how to calculate the temperature range needed for a given application, making it possible to check whether the required temperature range is compatible with the STM32F10xxx junction temperature range.

Example: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax}=82~^{\circ}C$ (measured according to JESD51-2), $I_{DDmax}=50$ mA, $V_{DD}=3.5$ V, maximum 20 I/Os used at the same time in output at low level with $I_{OL}=8$ mA, $V_{OL}=0.4$ V and maximum 8 I/Os used at the same time in output mode at low level with $I_{OL}=20$ mA, $V_{OL}=1.3$ V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$


Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 65* T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W


 $T_{Jmax} = 82 \, ^{\circ}C + (45 \, ^{\circ}C/W \times 447 \, mW) = 82 \, ^{\circ}C + 20.1 \, ^{\circ}C = 102.1 \, ^{\circ}C$

This is within the junction temperature range of the STM32F10xxx ($-40 < T_J < 105$ °C).



7 Part numbering

Table 65. Ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

8 Revision history

Table 66. Document revision history

| Date | Revision | Changes | | |
|-------------|----------|--|--|--|
| 07-Apr-2008 | 1 | Initial release. | | |
| 22-May-2008 | 2 | Document status promoted from Target Specification to Preliminary Data. Section 1: Introduction and Section 2.2: Full compatibility throughout the family modified. Small text changes. Note 1 added in Table 2: STM32F101xC, STM32F101xD and STM32F101xE features and peripheral counts on page 11. LQPF100/BGA100 column added to Table 6: FSMC pin definition on page 31. Values added to Maximum current consumption on page 40 (see Table 14, Table 15, Table 16 and Table 17). Values added to Typical current consumption on page 46 (see Table 18, Table 19 and Table 20 and see Figure 11, Figure 12, Figure 14, Figure 15 and Figure 16). Table 19: Typical current consumption in Standby mode removed. Figure 55: Recommended footprint(1) on page 101 corrected. Equation 1 corrected. Section 6.2.2: Evaluating the maximum junction temperature for an application on page 105 added. | | |
| 21-Jul-2008 | 3 | Document status promoted from Preliminary Data to full datasheet. FSMC (flexible static memory controller) on page 15 modified. Power supply supervisor on page 17 modified and VDDA added to Table 10: General operating conditions on page 38. Table notes revised in Section 5: Electrical characteristics. Capacitance modified in Figure 9: Power supply scheme on page 35. Table 52: SCL frequency (fPCLK1= 36 MHz, VDD = 3.3 V) updated. Table 54: SPI characteristics modified, th(NSS) modified in Figure 46: SPI timing diagram - slave mode and CPHA=0 on page 91. Minimum SDA and SCL fall time value for Fast mode removed from Table 51: I2C characteristics on page 87, note 1 modified. IDD_VBAT values added to Table 17: Typical and maximum current consumptions in Stop and Standby modes on page 43. Table 30: Flash memory endurance and data retention on page 57 updated. fHCLK corrected in Table 41: EMS characteristics. tsu(NSS) modified in Table 54: SPI characteristics. EO corrected in Table 58: ADC accuracy on page 95. fPCLK2 corrected in Table 57: ADC accuracy - limited test conditions and Table 58: ADC accuracy. Figure 50: Typical connection diagram using the ADC on page 96 and note below corrected. Typical TS_temp value removed from Table 60: TS characteristics on page 99. Section 6.1: Package mechanical data on page 100 updated. Small text changes. | | |

Table 66. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|---|
| 12-Dec-2008 | 4 | General-purpose timers (TIMx) on page 19 updated. Table 3: STM32F101xx family updated to show the low-density family. Table 4: Timer feature comparison added Figure 1: STM32F101xC, STM32F101xD and STM32F101xE access line block diagram updated. Note 9 added, main function after reset and Note 5 updated in Table 5: High-density STM32F101xx pin definitions. Note 2 modified below Table 7: Voltage characteristics on page 36, $ \Delta V_{DDx} $ min and $ \Delta V_{DDx} $ min removed. Measurement conditions specified in Section 5.3.5: Supply current characteristics on page 40. General input/output characteristics on page 80 modified. Max values at $T_A = 85$ °C updated in Table 17: Typical and maximum current consumptions in Stop and Standby modes on page 43. Section 5.3.10: FSMC characteristics on page 57 revised. Values added to Table 42: EMI characteristics on page 78. |
| | | I _{VREF} added to <i>Table 55: ADC characteristics on page 93. Table 64: Package thermal characteristics on page 104</i> updated. Small text changes. |

Table 66. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|---|
| 30-Mar-2009 | 5 | I/O information clarified on cover page. Number of ADC peripherals corrected in Table 2: STM32F101xC, STM32F101xD and STM32F101xE features and peripheral counts. In Table 5: High-density STM32F101xx pin definitions: - I/O level of pins PF11, PF12, PF13, PF14, PF15, G0, G1 and G15 updated - PB4, PB13, PB14, PB15, PB3/TRACESWO moved from Default column to Remap column. PG14 pin description modified in Table 6: FSMC pin definition. Figure 6: Memory map on page 33 modified. Note modified in Table 14: Maximum current consumption in Run mode, code with data processing running from Flash and Table 16: Maximum current consumption in Sleep mode, code running from Flash or RAM. Figure 14, Figure 15 and Figure 16 show typical curves (titles changed). Table 21: High-speed external user clock characteristics and Table 22: Low-speed user external clock characteristics modified. ACCHSI max values modified in Table 25: HSI oscillator characteristics FSMC configuration modified for Asynchronous waveforms and timings. Notes modified below Figure 21: Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms and Figure 22: Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings and Table 34: Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings and Table 34: Asynchronous multiplexed NOR/PSRAM write timings. In Table 36: Synchronous mon-multiplexed PSRAM write timings: - t _{V(Data-CLK)} renamed as t _{d(CLKL-Data)} - t _{d(CLKL-Data)} min value removed and max value added - t _{d(CLKL-Data)} min value removed and max value added - t _{d(CLKL-Data)} min value removed and max value added - t _{d(CLKL-Data)} min value removed and max value added - t _{d(CLKL-Data)} min value removed and max value added - t _{d(CLKL-Data)} min value removed and max value added - t _{d(CLKL-Data)} min value removed PSRAM write timings and Figure 25: Synchronous multiplexed PSRAM write timings and Figure 26: Synchronous multiplexed PSRAM write timings and Figure 28: Synchronous non-multiplexed PSRAM write timings |

Table 66. Document revision history (continued)

| Date Revision |
|---------------|
| Date Revision |

Table 66. Document revision history (continued)

| Date | Revision | Changes |
|-------------|----------|---|
| | | Number of DACs corrected in Table 3: STM32F101xx family. |
| | | I _{DD_VBAT} updated in <i>Table 17: Typical and maximum current</i> consumptions in Stop and Standby modes. |
| 24-Sep-2009 | 7 | Figure 13: Typical current consumption on VBAT with RTC on vs. temperature at different VBAT values added. |
| · | | IEC 1000 standard updated to IEC 61000 and SAE J1752/3 updated to IEC 61967-2 in Section 5.3.11: EMC characteristics on page 77. |
| | | Table 59: DAC characteristics modified. |
| | | Small text changes. |
| | | Updated footnotes below <i>Table 7: Voltage characteristics on page 36</i> and <i>Table 8: Current characteristics on page 37</i> |
| | 8 | Updated tw min in <i>Table 21: High-speed external user clock</i> characteristics on page 50 |
| | | Updated startup time in <i>Table 24: LSE oscillator characteristics (fLSE = 32.768 kHz) on page 53</i> |
| | | Updated Table 31: Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings on page 58 |
| 19-Apr-2011 | | Updated FSMC sync data latency in Figure 25 thru Figure 28 |
| | | Updated Figure 38: NAND controller waveforms for common memory write access and Table 40: Switching characteristics for NAND Flash read and write cycles on page 76 |
| | | Updated Figure 44: Recommended NRST pin protection |
| | | Added Section 5.3.13: I/O current injection characteristics |
| | | Updated Section 5.3.13: I/O current injection characteristics |
| | | Updated note 2 in Table 51: I2C characteristics on page 87 |
| | | Updated Figure 45: I2C bus AC waveforms and measurement circuit(1) |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

