Register file structure : dma2tlp.pdf

Created by imaval on 2020/04/23 11:30:10

Register file CRC32 : 0x1D520EF7

1. Main Parameters

Register file endianness: little endian

Address bus width: 8 bits Data bus width: 32 bits

2. Memory Map

Section name	Address(es) / Address Ranges	Register name	Access Type
info	0x00	tag	R
	0x04	fid	R
	0x08	version	R
	0x0C	capability	R
	0x10	scratchpad	RW
dma	0x40	ctrl	RW
	0x4C	status	R
	0x50, 0x54	frame_start (1:0)	RW
	0x58, 0x5C	frame_start_g (1:0)	RW
	0x60, 0x64	frame_start_r (1:0)	RW
	0x68	line_size	RW
	0x6C	line_pitch	RW
	0x70	csc	RW
status	0xC0	debug	RW

3. Registers definition

Section: info

Address Range: [0x00 - 0x10]

tag

Address: section "info" base address + 0x00

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
value(23:16)								
15	14	13	12	11	10	9	8	
	value(15:8)							
7	6	5	4	3	2	1	0	
	value(7:0)							

value (23:0)	Tag identifier		
STATIC			
Value at Reset:	0x58544d		
Possible Values:	0x58544D	MTX ASCII string	

Address: section "info" base address + 0x04

31	30	29	28	27	26	25	24	
	value(31:24)							
23	22	21	20	19	18	17	16	
	value(23:16)							
15	14	13	12	11	10	9	8	
	value(15:8)							
7	6	5	4	3	2	1	0	
	value(7:0)							

value (31:0)		
STATIC		
Value at Reset:	0x0	

Address: section "info" base address + 0x08

Description: Revisions

0.1.x : First draft

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	major(7:0)								
15	14	13	12	11	10	9	8		
			mino	or(7:0)					
7	6	5	4	3	2	1	0		
	hw(7:0)								

major (7:0)	
STATIC	
Value at Reset:	0x0

minor (7:0)	
STATIC	
Value at Reset:	0x1

hw (7:0)	
RO	

Address: section "info" base address + 0x0C

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	value(7:0)							

value (7:0)	
STATIC	
Value at Reset:	0x0

Address: section "info" base address + 0x10

31	30	29	28	27	26	25	24	
	value(31:24)							
23	22	21	20	19	18	17	16	
	value(23:16)							
15	14	13	12	11	10	9	8	
	value(15:8)							
7	6	5	4	3	2	1	0	
	value(7:0)							

value (31:0)	
RW	
Value at Reset:	0x0

Address Range: [0x40 - 0x7C]

ctrl

DMA control register

Address: section "dma" base address + 0x00

Description:

This register groups all field required ton control the DMA process

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
	Reserved					grab_queue_e nable	enable

grab_queue_enable	Grab queue enable	Grab queue enable			
RW	Enable queueing 2 transf	Enable queueing 2 transfer			
Value at Reset:	0x0	0x0			
Possible Values:	0x0	Grab queue disabled			
	0x1	Grab queue enabled			

enable	Enable the DMA engine
RW	
Value at Reset:	0x0

status DMA status

Address: section "dma" base address + 0x0C

Description:

Provide the current DMA status

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved					busy		

busy	
RO	

Address: section "dma" base address + 0x10 + (index * 0x4)

Description:

This register array contains the 64 bits start address of the destination buffer on the Host.

This is a 64 bits register implemented using an array of 2 consecutives 32 bits registers

frame_start[0] = address low bits (31 downto 0)

frame_start[1] = address high bits (63 downto 32)

31	30	29	28	27	26	25	24
			value((31:24)			
23	22	21	20	19	18	17	16
			value((23:16)			
15	14	13	12	11	10	9	8
			value	(15:8)			
7	6	5	4	3	2	1	0
	value(7:0)						

value (31:0)	INitial GRAb ADDRess Register			
RW	This is the address in the host ram where the grab engine will start writing pixel data.			
Value at Reset:	0x0			
Possible Values:	Any Value			

Address: section "dma" base address + 0x18 + (index * 0x4)

Description:

This register array contains the 64 bits start address of the green destination buffer on the Host.

Note: Used only when transferring color images.

This is a 64 bits register implemented using an array of 2 consecutives 32 bits registers

frame_start[0] = address low bits (31 downto 0)

frame_start[1] = address high bits (63 downto 32)

31	30	29	28	27	26	25	24
			value(31:24)			
23	22	21	20	19	18	17	16
			value(23:16)			
15	14	13	12	11	10	9	8
	value(15:8)						
7	6	5	4	3	2	1	0
	value(7:0)						

value (31:0)	GRAb ADDRess Register			
RW	This is the address in the host ram where the grab engine will start writing pixel data.			
Value at Reset:	0x0			
Possible Values:	Any Value			

Address: section "dma" base address + 0x20 + (index * 0x4)

Description:

This register array contains the 64 bits start address of the red destination buffer on the Host.

Note: Used only when transferring color images.

This is a 64 bits register implemented using an array of 2 consecutives 32 bits registers

frame_start[0] = address low bits (31 downto 0)

frame_start[1] = address high bits (63 downto 32)

31	30	29	28	27	26	25	24
	value(31:24)						
23	22	21	20	19	18	17	16
			value(23:16)			
15	14	13	12	11	10	9	8
	value(15:8)						
7	6	5	4	3	2	1	0
	value(7:0)						

value (31:0)	GRAb ADDRess Register			
RW	This is the address in the host ram where the grab engine will start writing pixel data.			
Value at Reset:	0x0			
Possible Values:	Any Value	Any value		

Address: section "dma" base address + 0x28

Description:

Host Line Size Register.

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
Rese	erved			value	(13:8)		
7	6	5	4	3	2	1	0
			valu	e(7:0)			

value (13:0)	Host Line size		
RW	This is the line size when writing in host ram. It is measured in bytes, not pixels. If this register is higher than the actual data provided by the sensor, stray data will be written int host memory. If this register is lower than the data provided by the sensor, image data we cropped at the end of the line. For backward compatibility, the value of 0 indicates that the FPGA should auto-compute line sized based on data provided by the sensor interface.		
Value at Reset:	0x0	•	
Possible Values:	0x1 - 0x3FFF	Written line size in host frame.	
	0x0	Auto-compute line size from sensor data.	

Address: section "dma" base address + 0x2C

Description:

Grab Line Pitch Register

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			value	(15:8)			
7	6	5	4	3	2	1	0
			value	e(7:0)			

value (15:0)	Grab LinePitch
RW	This is the line pitch when writing in ram. It is measured in bytes, not pixels.
Value at Reset:	0x0

Address: section "dma" base address + 0x30

31	30	29	28	27	26	25	24
		Reserved				color_space(2:0)	
23	22	21	20	19	18	17	16
duplicate_last_ line				Reserved			
15	14	13	12	11	10	9	8
		Rese	rved			reverse_y	reverse_x
7	6	5	4	3	2	1	0
			Rese	erved			

color_space (2:0)		
RW	Output color s	pace used to transfer data to the DMA engine.
Value at Reset:	0x0	
Possible Values:	0x0	Reserved for Mono sensor operation
	0x1	BGR32
	0x2	YUV 4:2:2 in full range
	0x3	Planar 8-bits
	0x4	Reserved for Y only with color sensor
	0x5	RAW color pixels (8bpp or 10bpp selected with MONO10 regsiter)

duplicate_last_line		
RW	This field is used to enable the duplicate last line feature. When turned on, the data regenerate the last line when it receives the end of frame marker from the acquisition. The goal of this feature is to compensate for the lost line during the Bayer demosal processing.	
Value at Reset:	0x0	
Possible Values:	0x0	normal processing
	0x1	last line is duplicated

reverse_y	REVERSE Y	
RW	Reverse readout	
Value at Reset:	0x0	
Possible Values:	0x0	Bottom to top readout
	0x1	Top to bottom readout

reverse_x	
RW	
Value at Reset:	0x0

Section: status

Address Range: [0xC0 - 0xC0]

debug

Address: section "status" base address + 0x00

Description:

FOR DEBUG

31	30	29	28	27	26	25	24
			GRAB_MAX	_ADD(29:22)			
23	22	21	20	19	18	17	16
			GRAB_MAX	_ADD(21:14)			
15	14	13	12	11	10	9	8
			GRAB_MAX	X_ADD(13:6)			
7	6	5	4	3	2	1	0
		GRAB_MA	AX_ADD(5:0)			MORY_CLE	OUT_OF_ME MORY_STAT
						AR	

GRAB_MAX_ADD (29:0)	
RW	
Value at Reset:	0x3fffffff

UT_OF_MEMORY_CLEA	
WO/AutoClr	

OUT_OF_MEMORY_STAT	
RO	