Register file structure : regfile\_xgs\_athena.pdf Created by jmansill on 2021/12/13 11:39:52

Register file CRC32 : 0x4F0D5164

#### 1. Main Parameters

Register file endianness: little endian

Address bus width: 11 bits Data bus width: 32 bits

### 2. Memory Map

| Section name | Address(es) / Address Ranges | Register name              | Access Type |
|--------------|------------------------------|----------------------------|-------------|
| SYSTEM       | 0x000                        | TAG                        | R           |
|              | 0x004                        | VERSION                    | R           |
|              | 0x008                        | CAPABILITY                 | R           |
|              | 0x00C                        | SCRATCHPAD                 | RW          |
| DMA          | 0x070                        | CTRL                       | RW          |
|              | 0x078                        | FSTART                     | RW          |
|              | 0x07C                        | FSTART_HIGH                | RW          |
|              | 0x080                        | FSTART_G                   | RW          |
|              | 0x084                        | FSTART_G_HIGH              | RW          |
|              | 0x088                        | FSTART_R                   | RW          |
|              | 0x08C                        | FSTART_R_HIGH              | RW          |
|              | 0x090                        | LINE_PITCH                 | RW          |
|              | 0x094                        | LINE_SIZE                  | RW          |
|              | 0x098                        | CSC                        | RW          |
|              | 0x0A8                        | OUTPUT_BUFFER              | RW          |
|              | 0x0AC                        | TLP                        | R           |
|              | 0x0B0                        | ROI_X                      | RW          |
|              | 0x0BC                        | ROI_Y                      | RW          |
| ACQ          | 0x100                        | GRAB_CTRL                  | RW          |
|              | 0x108                        | GRAB_STAT                  | R           |
|              | 0x110                        | READOUT_CFG1               | RW          |
|              | 0x114                        | READOUT_CFG_FRA<br>ME_LINE | RW          |
|              | 0x118                        | READOUT_CFG2               | R           |
|              | 0x120                        | READOUT_CFG3               | RW          |
|              | 0x124                        | READOUT_CFG4               | RW          |
|              | 0x128                        | EXP_CTRL1                  | RW          |
|              | 0x130                        | EXP_CTRL2                  | RW          |
|              | 0x138                        | EXP_CTRL3                  | RW          |
|              | 0x140                        | TRIGGER_DELAY              | RW          |
|              | 0x148                        | STROBE_CTRL1               | RW          |
|              | 0x150                        | STROBE_CTRL2               | RW          |

| Section name | Address(es) / Address Ranges | Register name                 | Access Type |
|--------------|------------------------------|-------------------------------|-------------|
|              | 0x158                        | ACQ_SER_CTRL                  | RW          |
|              | 0x160                        | ACQ_SER_ADDATA                | RW          |
|              | 0x168                        | ACQ_SER_STAT                  | R           |
|              | 0x190                        | SENSOR_CTRL                   | RW          |
|              | 0x198                        | SENSOR_STAT                   | R           |
|              | 0x19C                        | SENSOR_SUBSAMPLI              |             |
|              | 0x1A4                        | SENSOR_GAIN_ANA               | RW          |
|              | 0x1A8                        | SENSOR_ROI_Y_STA              | RW          |
|              | 0x1AC                        | SENSOR_ROI_Y_SIZE             | RW          |
|              | 0x1B8                        | SENSOR_M_LINES                | RW          |
|              | 0x1BC                        | SENSOR_DP_GR                  | RW          |
|              | 0x1C0                        | SENSOR_DP_GB                  | RW          |
|              | 0x1C4                        | SENSOR_DP_R                   | RW          |
|              | 0x1C8                        | SENSOR DP B                   | RW          |
|              | 0x1CC                        | SENSOR_GAIN_DIG_<br>G         | RW          |
|              | 0x1D0                        | SENSOR_GAIN_DIG_<br>RB        | RW          |
|              | 0x1E0                        | DEBUG_PINS                    | RW          |
|              | 0x1E8                        | TRIGGER_MISSED                | RW          |
|              | 0x1F0                        | SENSOR_FPS                    | R           |
|              | 0x1F4                        | SENSOR_FPS2                   | R           |
|              | 0x2A0                        | DEBUG                         | RW          |
|              | 0x2A8                        | DEBUG CNTR1                   | R           |
|              | 0x2B0                        | DEBUG CNTR2                   | R           |
|              | 0x2B4                        | DEBUG_CNTR3                   | R           |
|              | 0x2B8                        | EXP_FOT                       | RW          |
|              | 0x2C0                        | ACQ_SFNC                      | RW          |
|              | 0x2D0                        | TIMER_CTRL                    | RW          |
|              | 0x2D4                        | TIMER_DELAY                   | RW          |
|              | 0x2D8                        | TIMER_DURATION                | RW          |
| HISPI        | 0x400                        | CTRL                          | RW          |
|              | 0x404                        | STATUS                        | R           |
|              | 0x408                        |                               | R           |
|              | 0x40C                        | IDLE CHARACTER                | RW          |
|              | 0x410                        | PHY                           | RW          |
|              | 0x414                        | FRAME_CFG                     | RW          |
|              | 0x418                        | FRAME_CFG_X_VALI              |             |
|              | 0x424, 0x428, ,0x438         | LANE_DECODER_ST<br>ATUS (5:0) | RW          |
|              | 0x43C, 0x440, ,0x450         | TAP_HISTOGRAM (5:0)           | R           |
|              | 0x454                        | DEBUG                         | RW          |
| DPC          | 0x480                        | DPC_CAPABILITIES              | R           |
|              | 0x484                        | DPC_LIST_CTRL                 | RW          |
|              | 0x488                        | DPC_LIST_STAT                 | R           |
|              | 0x48C                        | DPC_LIST_DATA1                | RW          |
|              | 0x490                        | DPC_LIST_DATA2                | RW          |
|              | 0x494                        | DPC_LIST_DATA1_R              | R           |
|              | 0x498                        | DPC_LIST_DATA2_R<br>D         | R           |

| Section name | Address(es) / Address Ranges | Register name          | Access Type |
|--------------|------------------------------|------------------------|-------------|
| LUT          | 0x4B0                        | LUT_CAPABILITIES       | R           |
|              | 0x4B4                        | LUT_CTRL               | RW          |
|              | 0x4B8                        | LUT_RB                 | R           |
| BAYER        | 0x4C0                        | BAYER_CAPABILITIE<br>S | R           |
|              | 0x4C4                        | WB_MUL1                | RW          |
|              | 0x4C8                        | WB_MUL2                | RW          |
|              | 0x4CC                        | WB_B_ACC               | R           |
|              | 0x4D0                        | WB_G_ACC               | R           |
|              | 0x4D4                        | WB_R_ACC               | R           |
|              | 0x4D8                        | CCM_CTRL               | RW          |
|              | 0x4DC                        | CCM_KR1                | RW          |
|              | 0x4E0                        | CCM_KR2                | RW          |
|              | 0x4E4                        | CCM_KG1                | RW          |
|              | 0x4E8                        | CCM_KG2                | RW          |
|              | 0x4EC                        | CCM_KB1                | RW          |
|              | 0x4F0                        | CCM_KB2                | RW          |
| SYSMONXIL    | 0x700                        | TEMP                   | R           |
|              | 0x704                        | VCCINT                 | R           |
|              | 0x708                        | VCCAUX                 | R           |
|              | 0x718                        | VCCBRAM                | R           |
|              | 0x780                        | TEMP_MAX               | R           |
|              | 0x790                        | TEMP_MIN               | R           |

### 3. Registers definition

## **Section: SYSTEM**

Address Range: [0x000 - 0x00C]

## **TAG**

Address: section "SYSTEM" base address + 0x000

| 31 | 30           | 29 | 28   | 27      | 26 | 25 | 24 |  |  |  |
|----|--------------|----|------|---------|----|----|----|--|--|--|
|    | Reserved     |    |      |         |    |    |    |  |  |  |
| 23 | 22           | 21 | 20   | 19      | 18 | 17 | 16 |  |  |  |
|    | VALUE(23:16) |    |      |         |    |    |    |  |  |  |
| 15 | 14           | 13 | 12   | 11      | 10 | 9  | 8  |  |  |  |
|    | VALUE(15:8)  |    |      |         |    |    |    |  |  |  |
| 7  | 6            | 5  | 4    | 3       | 2  | 1  | 0  |  |  |  |
|    |              |    | VALU | JE(7:0) |    |    |    |  |  |  |

| VALUE (23:0)     | Tag identifier | Tag identifier   |  |  |  |
|------------------|----------------|------------------|--|--|--|
| STATIC           |                |                  |  |  |  |
| Value at Reset:  | 0x58544d       |                  |  |  |  |
| Possible Values: | 0x58544D       | MTX ASCII string |  |  |  |

Description:

Revisions

0.1.0 : First functionnal revision

0.2.0 : Removed tha lane\_packer module

| 31 | 30         | 29 | 28   | 27     | 26 | 25 | 24 |  |  |  |
|----|------------|----|------|--------|----|----|----|--|--|--|
|    | Reserved   |    |      |        |    |    |    |  |  |  |
| 23 | 22         | 21 | 20   | 19     | 18 | 17 | 16 |  |  |  |
|    |            |    | MAJO | R(7:0) |    |    |    |  |  |  |
| 15 | 14         | 13 | 12   | 11     | 10 | 9  | 8  |  |  |  |
|    | MINOR(7:0) |    |      |        |    |    |    |  |  |  |
| 7  | 6          | 5  | 4    | 3      | 2  | 1  | 0  |  |  |  |
|    | HW(7:0)    |    |      |        |    |    |    |  |  |  |

| MAJOR (7:0)     |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| MINOR (7:0)     |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x2 |

| HW (7:0)        |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| 31 | 30       | 29 | 28   | 27      | 26 | 25 | 24 |  |
|----|----------|----|------|---------|----|----|----|--|
|    |          |    | Rese | erved   |    |    |    |  |
| 23 | 22       | 21 | 20   | 19      | 18 | 17 | 16 |  |
|    |          |    | Rese | erved   |    |    |    |  |
| 15 | 14       | 13 | 12   | 11      | 10 | 9  | 8  |  |
|    | Reserved |    |      |         |    |    |    |  |
| 7  | 6        | 5  | 4    | 3       | 2  | 1  | 0  |  |
|    |          |    | VALU | JE(7:0) |    |    |    |  |

| VALUE (7:0)     |     |  |  |
|-----------------|-----|--|--|
| STATIC          |     |  |  |
| Value at Reset: | 0x0 |  |  |

Address: section "SYSTEM" base address + 0x00C

| 31 | 30           | 29 | 28    | 27       | 26 | 25 | 24 |  |  |  |
|----|--------------|----|-------|----------|----|----|----|--|--|--|
|    | VALUE(31:24) |    |       |          |    |    |    |  |  |  |
| 23 | 22           | 21 | 20    | 19       | 18 | 17 | 16 |  |  |  |
|    |              |    | VALUE | E(23:16) |    |    |    |  |  |  |
| 15 | 14           | 13 | 12    | 11       | 10 | 9  | 8  |  |  |  |
|    | VALUE(15:8)  |    |       |          |    |    |    |  |  |  |
| 7  | 6            | 5  | 4     | 3        | 2  | 1  | 0  |  |  |  |
|    | VALUE(7:0)   |    |       |          |    |    |    |  |  |  |

| VALUE (31:0)    |     |
|-----------------|-----|
| RW              |     |
| Value at Reset: | 0x0 |

Address Range: [0x070 - 0x0C4]

### **CTRL**

## **Initial Grab Address Register**

Address: section "DMA" base address + 0x000

Description:

Initial Grab Address LOW 32 bits

| 31       | 30       | 29 | 28 | 27 | 26 | 25                | 24 |  |  |
|----------|----------|----|----|----|----|-------------------|----|--|--|
|          | Reserved |    |    |    |    |                   |    |  |  |
| 23       | 22       | 21 | 20 | 19 | 18 | 17                | 16 |  |  |
|          | Reserved |    |    |    |    |                   |    |  |  |
| 15       | 14       | 13 | 12 | 11 | 10 | 9                 | 8  |  |  |
|          | Reserved |    |    |    |    |                   |    |  |  |
| 7        | 6        | 5  | 4  | 3  | 2  | 1                 | 0  |  |  |
| Reserved |          |    |    |    |    | GRAB_QUEU<br>E_EN |    |  |  |

| GRAB_QUEUE_EN    |     |  |
|------------------|-----|--|
| RW               |     |  |
| Value at Reset:  | 0x0 |  |
| Possible Values: | 0x0 |  |
|                  | 0x1 |  |

Description:

Initial Grab Address LOW 32 bits

| 31 | 30           | 29 | 28 | 27 | 26 | 25 | 24 |  |  |  |
|----|--------------|----|----|----|----|----|----|--|--|--|
|    | VALUE(31:24) |    |    |    |    |    |    |  |  |  |
| 23 | 22           | 21 | 20 | 19 | 18 | 17 | 16 |  |  |  |
|    | VALUE(23:16) |    |    |    |    |    |    |  |  |  |
| 15 | 14           | 13 | 12 | 11 | 10 | 9  | 8  |  |  |  |
|    | VALUE(15:8)  |    |    |    |    |    |    |  |  |  |
| 7  | 6            | 5  | 4  | 3  | 2  | 1  | 0  |  |  |  |
|    | VALUE(7:0)   |    |    |    |    |    |    |  |  |  |

| VALUE (31:0)     | Nitial GRAb ADDRess Register   |  |  |  |  |
|------------------|--|--|--|--|--|
| RW               | This is the address in the host ram where the grab engine will start writing pixel data. |  |  |  |  |
| Value at Reset:  | 0x0  |  |  |  |  |
| Possible Values: | Any Value  |  |  |  |  |

Description:

Initial Grab Address HI 32 bits

| 31 | 30           | 29 | 28 | 27 | 26 | 25 | 24 |  |  |  |
|----|--------------|----|----|----|----|----|----|--|--|--|
|    | VALUE(31:24) |    |    |    |    |    |    |  |  |  |
| 23 | 22           | 21 | 20 | 19 | 18 | 17 | 16 |  |  |  |
|    | VALUE(23:16) |    |    |    |    |    |    |  |  |  |
| 15 | 14           | 13 | 12 | 11 | 10 | 9  | 8  |  |  |  |
|    | VALUE(15:8)  |    |    |    |    |    |    |  |  |  |
| 7  | 6            | 5  | 4  | 3  | 2  | 1  | 0  |  |  |  |
|    | VALUE(7:0)   |    |    |    |    |    |    |  |  |  |

| VALUE (31:0)     | INitial GRAb ADDRess Register High  |  |  |  |
|------------------|---|--|--|--|
| RW               | This is the high 32 bits of the 64-bit addresses in the host ram where the grab engine will start writing pixel data. |  |  |  |
| Value at Reset:  | 0x0   |  |  |  |
| Possible Values: | Any Value   |  |  |  |

#### Description:

Grab Address LOW 32 bits for the Green plane. Only used when grabbing in Planar mode.

| 31 | 30           | 29 | 28 | 27 | 26 | 25 | 24 |  |  |
|----|--------------|----|----|----|----|----|----|--|--|
|    | VALUE(31:24) |    |    |    |    |    |    |  |  |
| 23 | 22           | 21 | 20 | 19 | 18 | 17 | 16 |  |  |
|    | VALUE(23:16) |    |    |    |    |    |    |  |  |
| 15 | 14           | 13 | 12 | 11 | 10 | 9  | 8  |  |  |
|    | VALUE(15:8)  |    |    |    |    |    |    |  |  |
| 7  | 6            | 5  | 4  | 3  | 2  | 1  | 0  |  |  |
|    | VALUE(7:0)   |    |    |    |    |    |    |  |  |

| VALUE (31:0)     | GRAb ADDRess Register  |
|------------------|--|
| RW               | This is the address in the host ram where the grab engine will start writing pixel data. |
| Value at Reset:  | 0x0  |
| Possible Values: | Any Value  |

Description:

Green Grab Address HIGH 32 bits

| 31 | 30           | 29 | 28 | 27 | 26 | 25 | 24 |  |  |  |
|----|--------------|----|----|----|----|----|----|--|--|--|
|    | VALUE(31:24) |    |    |    |    |    |    |  |  |  |
| 23 | 22           | 21 | 20 | 19 | 18 | 17 | 16 |  |  |  |
|    | VALUE(23:16) |    |    |    |    |    |    |  |  |  |
| 15 | 14           | 13 | 12 | 11 | 10 | 9  | 8  |  |  |  |
|    | VALUE(15:8)  |    |    |    |    |    |    |  |  |  |
| 7  | 6            | 5  | 4  | 3  | 2  | 1  | 0  |  |  |  |
|    | VALUE(7:0)   |    |    |    |    |    |    |  |  |  |

| VALUE (31:0)<br>RW | This is the high pa | GRAb ADDRess Register High  This is the high part of the 64-bit addresses in the host ram where the grab engine will start writing pixel data. |  |  |  |
|--------------------|---------------------|--|--|--|--|
| Value at Reset:    | 0x0                 | 0x0  |  |  |  |
| Possible Values:   | Any Value           | Any value  |  |  |  |

#### Description:

Grab Address LOW 32 bits for the Red plane. Only used when grabbing in Planar mode.

| 31 | 30           | 29 | 28 | 27 | 26 | 25 | 24 |  |  |  |
|----|--------------|----|----|----|----|----|----|--|--|--|
|    | VALUE(31:24) |    |    |    |    |    |    |  |  |  |
| 23 | 22           | 21 | 20 | 19 | 18 | 17 | 16 |  |  |  |
|    | VALUE(23:16) |    |    |    |    |    |    |  |  |  |
| 15 | 14           | 13 | 12 | 11 | 10 | 9  | 8  |  |  |  |
|    | VALUE(15:8)  |    |    |    |    |    |    |  |  |  |
| 7  | 6            | 5  | 4  | 3  | 2  | 1  | 0  |  |  |  |
|    | VALUE(7:0)   |    |    |    |    |    |    |  |  |  |

| VALUE (31:0)     | GRAb ADDRess Regis        | GRAb ADDRess Register  |  |  |
|------------------|---------------------------|--|--|--|
| RW               | This is the address in th | This is the address in the host ram where the grab engine will start writing pixel data. |  |  |
| Value at Reset:  | 0x0                       |  |  |  |
| Possible Values: | Any Value                 | Any value  |  |  |

Description:

Red Grab Address HIGH 32 bits

| 31 | 30 | 29 | 28    | 27       | 26 | 25 | 24 |
|----|----|----|-------|----------|----|----|----|
|    |    |    | VALUE | E(31:24) |    |    |    |
| 23 | 22 | 21 | 20    | 19       | 18 | 17 | 16 |
|    |    |    | VALUE | E(23:16) |    |    |    |
| 15 | 14 | 13 | 12    | 11       | 10 | 9  | 8  |
|    |    |    | VALU  | E(15:8)  |    |    |    |
| 7  | 6  | 5  | 4     | 3        | 2  | 1  | 0  |
|    |    |    | VALU  | JE(7:0)  |    |    |    |

| VALUE (31:0)<br>RW | This is the high pa | GRAb ADDRess Register High  This is the high part of the 64-bit addresses in the host ram where the grab engine will start writing pixel data. |  |  |
|--------------------|---------------------|--|--|--|
| Value at Reset:    | 0x0                 | 0x0  |  |  |
| Possible Values:   | Any Value           | Any Value Any value  |  |  |

Description:

Grab Line Pitch Register

| 31 | 30 | 29 | 28   | 27      | 26 | 25 | 24 |
|----|----|----|------|---------|----|----|----|
|    |    |    | Rese | erved   |    |    |    |
| 23 | 22 | 21 | 20   | 19      | 18 | 17 | 16 |
|    |    |    | Rese | erved   |    |    |    |
| 15 | 14 | 13 | 12   | 11      | 10 | 9  | 8  |
|    |    |    | VALU | E(15:8) |    |    |    |
| 7  | 6  | 5  | 4    | 3       | 2  | 1  | 0  |
|    |    |    | VALU | JE(7:0) |    |    |    |

| VALUE (15:0)    | Grab LinePitch   |
|-----------------|--|
| RW              | This is the line pitch when writing in ram. It is measured in bytes, not pixels. |
| Value at Reset: | 0x0  |

Description:

Host Line Size Register.

| 31       | 30 | 29 | 28   | 27          | 26 | 25 | 24 |
|----------|----|----|------|-------------|----|----|----|
|          |    |    | Rese | erved       |    |    |    |
| 23       | 22 | 21 | 20   | 19          | 18 | 17 | 16 |
|          |    |    | Rese | erved       |    |    |    |
| 15       | 14 | 13 | 12   | 11          | 10 | 9  | 8  |
| Reserved |    |    |      | VALUE(14:8) |    |    |    |
| 7        | 6  | 5  | 4    | 3           | 2  | 1  | 0  |
|          |    |    | VALU | JE(7:0)     |    |    |    |

| <b>VALUE (14:0)</b> | Host Line size  | Host Line size  |  |  |
|---------------------|---|---|--|--|
| RW                  | register is higher th<br>host memory. If th<br>cropped at the end | This is the line size when writing in host ram. It is measured in bytes, not pixels. If this register is higher than the actual data provided by the sensor, stray data will be written into host memory. If this register is lower than the data provided by the sensor, image data will be cropped at the end of the line.  For backward compatibility, the value of 0 indicates that the FPGA should auto-compute the line sized based on data provided by the sensor interface. |  |  |
| Value at Reset:     | 0x0   |   |  |  |
| Possible Values:    | 0x1 - 0x7FFF  | Written line size in host frame.  |  |  |
|                     | 0x0   | Auto-compute line size from sensor data.  |  |  |

| 31   | 30    | 29       | 28   | 27     | 26 | 25           | 24        |
|------|-------|----------|------|--------|----|--------------|-----------|
|      |       | Reserved |      |        | CO | DLOR_SPACE(2 | 2:0)      |
| 23   | 22    | 21       | 20   | 19     | 18 | 17           | 16        |
|      |       |          | Rese | erved  |    |              |           |
| 15   | 14    | 13       | 12   | 11     | 10 | 9            | 8         |
| Rese | erved |          | SUB_ | X(3:0) |    | REVERSE_Y    | REVERSE_X |
| 7    | 6     | 5        | 4    | 3      | 2  | 1            | 0         |
|      |       |          | Rese | erved  |    |              |           |

| COLOR_SPACE (2:0) |                |   |  |  |
|-------------------|----------------|---|--|--|
| RW                | Output color s | Output color space used to transfer data to the DMA engine. |  |  |
| Value at Reset:   | 0x0            |   |  |  |
| Possible Values:  | 0x0            | Reserved for Mono sensor operation                          |  |  |
|                   | 0x1            | BGR32   |  |  |
|                   | 0x2            | YUV 4:2:2 in full range                                     |  |  |
|                   | 0x3            | Planar 8-bits   |  |  |
|                   | 0x4            | Y only with color sensor                                    |  |  |
|                   | 0x5            | RAW color pixels (For color sensor only, 8bpp)              |  |  |

| SUB_X (3:0)      |     |                |
|------------------|-----|----------------|
| RW               |     |                |
| Value at Reset:  | 0x0 |                |
| Possible Values: | 0x0 | No subsampling |
|                  | 0x1 | 1/2            |
|                  | 0x2 | 1/3            |
|                  | 0x3 | 1/4            |
|                  | 0x4 | 1/5            |

| REVERSE_Y        | REVERSE Y       | REVERSE Y             |  |  |
|------------------|-----------------|-----------------------|--|--|
| RW               | Reverse readout |                       |  |  |
| Value at Reset:  | 0x0             |                       |  |  |
| Possible Values: | 0x0             | Bottom to top readout |  |  |
|                  | 0x1             | Top to bottom readout |  |  |

| REVERSE_X        | Reverse image | Reverse image in X direction   |  |  |  |
|------------------|---------------|--|--|--|--|
| RW               |               | When this field is set each row is mirorred while streamed out. Miror process is applied on a pixel resolution. This means for multi-bytes pixels, bytes are always streamed in the right order. |  |  |  |
| Value at Reset:  | 0x0           | 0x0  |  |  |  |
| Possible Values: | 0x0           | 0x0 Reverse X disabled   |  |  |  |
|                  | 0x1           | Reverse X enabled  |  |  |  |

| 31                     | 30       | 29                     | 28                     | 27   | 26       | 25 | 24                            |  |
|------------------------|----------|------------------------|------------------------|------|----------|----|-------------------------------|--|
| Reserved               | MAX_l    | MAX_LINE_BUFF_CNT(2:0) |                        |      | Reserved |    | LINE_PTR_WIDTH(1:0)           |  |
| 23                     | 22       | 21                     | 20                     | 19   | 18       | 17 | 16                            |  |
| ADDRESS_BUS_WIDTH(3:0) |          |                        |                        | Rese | rved     |    |                               |  |
| 15                     | 14       | 13                     | 12                     | 11   | 10       | 9  | 8                             |  |
|                        |          |                        | Rese                   | rved |          |    |                               |  |
| 7                      | 6        | 5                      | 4                      | 3    | 2        | 1  | 0                             |  |
|                        | Reserved |                        | PCIE_BACK_<br>PRESSURE |      | Reserved |    | CLR_MAX_L<br>INE_BUFF_C<br>NT |  |

| MAX_LINE_BUFF_CNT (2:0) | Maximum line buffer count  |  |  |  |
|-------------------------|--|--|--|--|
| RO                      | This is an elastic line buffer. This fields records maximum number of line buffer that was used for transfering data. This field is cleared by the system reset and can also be cleared by the field |  |  |  |
|                         | registerfile.DMA.OUTPUT_BUFFER.CLR_MAX_LINE_BUFF_CNT   |  |  |  |

| LINE_PTR_WIDTH (1:0) | Line pointer size (in bits)  |   |  |  |
|----------------------|--|---|--|--|
| RW                   | Set the line pointer size (in bits) 3 = 3 bits wide: The full memory buffer is divided in 8 sub line buffers |   |  |  |
| Value at Reset:      | 0x2  |   |  |  |
| Possible Values:     | 0x0  | Not valid                               |  |  |
|                      | 0x1  | The buffer is divided in 2 line buffers |  |  |
| 0x2                  |  | The buffer is divided in 4 line buffers |  |  |
|                      | 0x3  | The buffer is divided in 8 line buffers |  |  |

| ADDRESS_BUS_WIDTH (3:0) | Line buffer address size in bits  |  |  |  |
|-------------------------|---|--|--|--|
| RO                      | Indicate to the software the size of the DMA output line buffer address bus in bits. For example for a 11 bits address bus, the buffer size in bytes is : |  |  |  |
|                         | 2pow(11) * 8 bytes = 16KB (16384 bytes)   |  |  |  |

| PCIE_BACK_PRESSURE | PCIE link back pressure detected  |  |  |
|--------------------|---|--|--|
| RW2C               | Indicates that the DMA line buffer was full while the XGS sensor was still pushing data. When this occures the Athena rely on the buffering (FiFo) along the data path as the last ressort to absorb the pcie back pressure. This should not occur. |  |  |
| Value at Reset:    | 0x0   |  |  |
| Possible Values:   | 0x0 No effect   |  |  |
|                    | 0x1 Back pressure detected on PCIe  |  |  |

| CLR_MAX_LINE_BUFF_CN<br>T | Clear maximum line buffer count |                     |  |
|---------------------------|---------------------------------|---------------------|--|
| WO/AutoClr                |                                 |                     |  |
| Possible Values:          | 0x0                             | No effect           |  |
|                           | 0x1                             | Clear the max count |  |

| 31 | 30       | 29 | 28      | 27                | 26 | 25          | 24  |
|----|----------|----|---------|-------------------|----|-------------|-----|
|    | Reserved |    |         | MAX_PAYLOAD(11:8) |    |             |     |
| 23 | 22       | 21 | 20      | 19                | 18 | 17          | 16  |
|    |          |    | MAX_PAY | LOAD(7:0)         |    |             |     |
| 15 | 14       | 13 | 12      | 11                | 10 | 9           | 8   |
|    |          |    | Rese    | erved             |    |             |     |
| 7  | 6        | 5  | 4       | 3                 | 2  | 1           | 0   |
|    | Reserved |    |         | BUS_MASTE<br>R_EN | CF | G_MAX_PLD(2 | :0) |
|    |          |    |         | I/_EI/            |    |             |     |

| MAX_PAYLOAD (11:0) |  |
|--------------------|--|
| RO                 |  |

| BUS_MASTER_EN |  |
|---------------|--|
| RO            |  |

| CFG_MAX_PLD (2:0) | PCIe Device Control Register (Offset 08h); bits 7 downto 5  |  |  |  |
|-------------------|---|--|--|--|
| RO                | See PCIe Baser2.1, Section 7.8.4. Device Control Register (Offset 08h)  |  |  |  |
|                   | size allowed by the host the large as the set value. As value. Permissible values   | This field indicates the maximum TLP payload size allowed by the host for this Function. As a Receiver, the Function must handle TLPs as large as the set value. As a Transmitter, the Function must not generate TLPs exceeding the set value. Permissible values that can be programmed are indicated by the Max_Payload_Size Supported in the Device Capabilities register (see Section 7.8.3). |  |  |
|                   | Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b.  System software is not required to program the same value for this field for all the Functions of a multi-Function device. Refer to Section 2.2.2 for important guidance.  For ARI Devices, Max_Payload_Size is determined solely by the setting in Function 0. The settings in the other Functions always return whatever value software programmed for each, but otherwise are ignored by the component.  Default value of this field is 000b. |  |  |  |
| Possible Values:  | 0x0 128 bytes max payload size  |  |  |  |
|                   | 0x1   | 256 bytes max payload size   |  |  |
|                   | 0x2 512 bytes max payload size 0x3 1024 bytes max payload size  |  |  |  |
|                   |   |  |  |  |
|                   | Others  | Not supported by Xilinx endpoint   |  |  |

## ROI\_X

| 31     | 30       | 29 | 28    | 27           | 26            | 25 | 24 |
|--------|----------|----|-------|--------------|---------------|----|----|
| ROI_EN | Reserved |    |       | X_SIZE(12:8) |               |    |    |
| 23     | 22       | 21 | 20    | 19           | 18            | 17 | 16 |
|        |          |    | X_SIZ | Œ(7:0)       |               |    |    |
| 15     | 14       | 13 | 12    | 11           | 10            | 9  | 8  |
|        | Reserved |    |       |              | X_START(12:8) | )  |    |
| 7      | 6        | 5  | 4     | 3            | 2             | 1  | 0  |
|        |          |    | X STA | RT(7:0)      |               |    |    |

| ROI_EN           | Region of inte                                  | Region of interest enable   |  |  |
|------------------|---|---|--|--|
| RW               | on the X_STA disabled the fu<br>The first valid | This bit activate the region of interest mechanism (cropping). If enabled, this mechanism rely on the X_START and X_SIZE parameters to determine the valid region of a row. If ROI_EN is disabled the full sensor image is sent to the host.  The first valide pixel is located at X_START and the last valid pixel is located at at X_STOP = X_START + (X_SIZE -1) |  |  |
| Value at Reset:  | 0x0   | 0x0   |  |  |
| Possible Values: | 0x0   | 0x0 Region of interest is disabled  |  |  |
|                  | 0x1   | Region of interest is enabled   |  |  |

| X_SIZE (12:0)   |  |
|-----------------|--|
| RW              | This register defines the size in pixels of the region of interest (On the X axis) |
| Value at Reset: | 0x3ff  |

| X_START (12:0)  |   |
|-----------------|---|
| RW              | This register defines the position of the first horizontal valid pixel (including interpolation |
|                 | pixels).  |
| Value at Reset: | 0x0   |

## ROI\_Y

| 31       | 30           | 29 | 28           | 27            | 26 | 25 | 24 |
|----------|--------------|----|--------------|---------------|----|----|----|
| ROI_EN   | Reserved     |    | Y_SIZE(12:8) |               |    |    |    |
| 23       | 22           | 21 | 20           | 19            | 18 | 17 | 16 |
|          | Y_SIZE(7:0)  |    |              |               |    |    |    |
| 15       | 14           | 13 | 12           | 11            | 10 | 9  | 8  |
| Reserved |              |    |              | Y_START(12:8) | )  |    |    |
| 7        | 6            | 5  | 4            | 3             | 2  | 1  | 0  |
|          | Y_START(7:0) |    |              |               |    |    |    |

| ROI_EN           | Region of inter                                      | Region of interest enable  |  |  |
|------------------|--|--|--|--|
| RW               | mechanism rely<br>row. If ROI_El<br>The first valide | This bit activate the region of interest mechanism (cropping)in the Y axix. If enabled, this mechanism rely on the Y_START and Y_SIZE parameters to determine the valid region of a row. If ROI_EN is disabled the full sensor image is sent to the host.  The first valide line is located at Y_START and the last valid line is located at at Y_STOP = Y START + (Y SIZE -1) |  |  |
| Value at Reset:  | 0x0  |  |  |  |
| Possible Values: | 0x0  | 0x0 Region of interest is disabled   |  |  |
|                  | 0x1  | Region of interest is enabled  |  |  |

| Y_SIZE (12:0)   |  |
|-----------------|--|
| RW              | This register defines the size in lines of the region of interest. |
| Value at Reset: | 0x3ff  |

| Y_START (12:0)  |  |
|-----------------|--|
| RW              | This register defines the position of the first vertical valid line. |
| Value at Reset: | 0x0  |

Address Range: [0x100 - 0x2D8]

#### **GRAB\_CTRL**

### **GRAB ConTRoL Register**

Address: section "ACQ" base address + 0x000

0x0

0x1

Description:

Possible Values:

Grag Control Register

| 31                  | 30                                   | 29               | 28             | 27       | 26               | 25        | 24                            |
|---------------------|--------------------------------------|------------------|----------------|----------|------------------|-----------|-------------------------------|
| RESET_GRA<br>B      | Reserved                             | GRAB_ROI2_<br>EN | ABORT_GRA<br>B |          | Res              | erved     |                               |
| 23                  | 22                                   | 21               | 20             | 19       | 18               | 17        | 16                            |
|                     |                                      |                  | Reserved       |          |                  |           | TRIGGER_O<br>VERLAP_BU<br>FFn |
| 15                  | 14                                   | 13               | 12             | 11       | 10               | 9         | 8                             |
| TRIGGER_O<br>VERLAP | TRIGGER_ACT(2:0)                     |                  |                | Reserved | TRIGGER_SRC(2:0) |           |                               |
| 7                   | 6                                    | 5                | 4              | 3        | 2                | 1         | 0                             |
|                     | Reserved                             |                  | GRAB_SS        | Rese     | erved            | BUFFER_ID | GRAB_CMD                      |
|                     |                                      |                  |                |          |                  |           |                               |
| RESET_GRAB          | }                                    |                  |                |          |                  |           |                               |
| RW                  | RW This register resets the entire X |                  |                | GS ctrl. |                  |           |                               |
| Value at Reset:     | 0x0                                  |                  |                |          |                  |           |                               |

| GRAB_ROI2_EN     |  |  |  |  |
|------------------|--|--|--|--|
| RW               | 1) No Y over<br>2) Xsize mus<br>3) EOF and S | Enable the second ROI on the frame (KNS). This register is not DB.  1) No Y overlap is allowed  2) Xsize must be the same for the two ROI for the moment(DMA constraint).  3) EOF and SOF in between the two in-frame ROIs will be masked to the DMA. The DMA will see one frame, with the two ROI inside. |  |  |
| Value at Reset:  | 0x0  | 0x0  |  |  |
| Possible Values: | 0x0  | 0x0 Dual ROI disable   |  |  |
|                  | 0x1  | Dual ROI enable  |  |  |

Reset not active

Reset active

| ABORT_GRAB       | ABORT GRAB  |            |  |
|------------------|---|------------|--|
| WO/AutoClr       | This is the grab Abort signal, it will reset all the grab queued. |            |  |
| Possible Values: | 0x0 Normal operation  |            |  |
|                  | 0x1   | Reset Grab |  |

| TRIGGER_OVERLAP_BUF Fn |  |  |  |
|------------------------|--|--|--|
| RW                     | NOT FULLY VALIDATED.<br>DON'T USE.<br>SET IT TO '0'. |  |  |
| Value at Reset:        | 0x0  |  |  |
| Possible Values:       | 0x0  | Buffer the trigger received during the dead window in PET mode and execute |  |
|                        | 0x1  | The trigger will be ignored during dead window in PET mode.                |  |

| TRIGGER_OVERLAP  |     |  |  |  |
|------------------|-----|--|--|--|
| RW               |     | This field enables the trigger overlap. In this mode the exposure and the readout of the sensor can be done in parallel for higher framerates. |  |  |
| Value at Reset:  | 0x1 |  |  |  |
| Possible Values: | 0x0 | Trigger Overlap disable  |  |  |
|                  | 0x1 | Trigger Overlap enable (default)   |  |  |

| TRIGGER_ACT (2:0) | TRIGGER AC  | Tivation   |  |  |
|-------------------|---|--|--|--|
| RW                | source is set to  | This is the trigger activation . This register selects the activation of the trigger when the trigger source is set to Hardware Snapshop mode . This register is Double Buffered, so the trigger activation may change from one grab command to another. |  |  |
|                   | In activation Level HI/LO with EXPOSURE_MODE register set to Timed, the camera will be triggered in continuous way if the level of the external trigger remains at the LEVEL programmed in this register.  In activation Level HI/LO with EXPOSURE_MODE register set to Trigger Width, the Exposure time will be set by the level of the trigger input. The FPGA exposure regsiters will be ignored. The Dual and Triple slope are not supported in the mode. |  |  |  |
|                   |   |  |  |  |
| Value at Reset:   | 0x0   |  |  |  |
| Possible Values:  | 0x0   | Rising edge  |  |  |
|                   | 0x1   | Falling edge   |  |  |
|                   | 0x2   | Rising or Falling edge   |  |  |
|                   | 0x3   | Level HI   |  |  |
|                   | 0x4 Level LO  |  |  |  |
|                   | 0x5   | Internal Programmable Timer Trigger  |  |  |
|                   | 0x6 RESERVED  |  |  |  |
|                   | 0x7   | RESERVED   |  |  |

| TRIGGER_SRC (2:0) | TRIGGER Sou   | ıRCe  |
|-------------------|---------------|---|
| RW                | Double Buffer | ger source. This register selects the source of the grab trigger. This register is ed, so the trigger source may change from one grab command to another.<br>CC(1) may be seen as a TRIGGER_STATE by the software driver. |
| Value at Reset:   | 0x0           |   |
| Possible Values:  | 0x0           | RESERVED  |
|                   | 0x1           | Immediate mode (Continuous)   |
|                   | 0x2           | Hardware Snapshop mode  |
|                   | 0x3           | Software Snapshot mode  |
|                   | 0x4           | SFNC mode (auto trig)   |

| GRAB_SS          | GRAB Softwar           | re Snapshot  |
|------------------|------------------------|--|
| WO/AutoClr       | This is the soft mode. | ware snapshot register when the trigger source selected is Software Snapshot |
| Possible Values: | 0x0                    | Idle   |
|                  | 0x1                    | Start a grab   |

| BUFFER_ID       |   |
|-----------------|---|
| RW              | This is the ID of the DMA parameters to associate with this grab command. |
| Value at Reset: | 0x0   |

| GRAB_CMD         | GRAB CoMmanD   |  |
|------------------|--|--|
| WO/AutoClr       | This is MIL GRAB   | command.   |
|                  | automatically execu<br>Hardware Snapshop<br>The GRAB_CMD v | ource is set to Immediate mode(Continuous), an exposure sequence will be ated. When the trigger source is set to Software Snapshop mode or mode, GRAB_CMD will act as an ARM.  will take around 13 clks to reccord the grab parametters to the SPI fifo. The NE register may be readed to avoid fifo corruption before sending another cruction. |
| Possible Values: | 0x0  | Idle   |
|                  | 0x1  | Start grab command   |

| 31                | 30        | 29               | 28                | 27       | 26               | 25              | 24              |
|-------------------|-----------|------------------|-------------------|----------|------------------|-----------------|-----------------|
| GRAB_CMD_<br>DONE | ABORT_PET | ABORT_DEL<br>AI  | ABORT_DON<br>E    |          | Reserved         |                 | TRIGGER_R<br>DY |
| 23                | 22        | 21               | 20                | 19       | 18               | 17              | 16              |
| Reserved          | ABOR      | T_MNGR_STA       | T(2:0)            |          | TRIG_MNGI        | R_STAT(3:0)     |                 |
| 15                | 14        | 13               | 12                | 11       | 10               | 9               | 8               |
| Reserved          | TIME      | R_MNGR_STA       | T(2:0)            |          | GRAB_MNG         | R_STAT(3:0)     |                 |
| 7                 | 6         | 5                | 4                 | 3        | 2                | 1               | 0               |
| Reserved          | GRAB_FOT  | GRAB_READ<br>OUT | GRAB_EXPO<br>SURE | Reserved | GRAB_PEND<br>ING | GRAB_ACTI<br>VE | GRAB_IDLE       |

| GRAB_CMD_DONE    | GRAB CoMmanD DON  | Е   |
|------------------|---|---|
| RO               | The GRAB_CMD will ta register may be readed to instruction. | ke around 13 clks to reccord the grab parametters to the SPI fifo. This avoid fifo corruption before sending another Grab command |
| Possible Values: | 0x0   | Grab Command in process   |
|                  | 0x1   | Grab command idle   |

| ABORT_PET        | ABORT during PET |   |
|------------------|------------------|---|
| RO               |                  | flag. It is set to '1' when an abort is detected in the PETengin phase of to '0' when ABORT_DONE is set to '1'. |
| Possible Values: | 0x0              | Abort in PET Phase idle   |
|                  | 0x1              | Abort in PET Phase active   |

| ABORT_DELAI      |     |  |
|------------------|-----|--|
|                  |     | AI flag. It is set to '1' when an abort is detected in the delai phase of o '0' when ABORT_DONE is set to '1'. |
| Possible Values: | 0x0 | Abort in Delai Phase idle  |
|                  | 0x1 | Abort in Delai Phase active  |

| ABORT_DONE       | ABORT is DONE                         |  |
|------------------|---------------------------------------|--|
| RO               | This read-only field indic executing. | ates the RESET_GRAB command status. If 0, an abort sequence is |
| Possible Values: | 0x0                                   | Abort sequence not finished yet                                |
|                  | 0x1                                   | Abort DONE, or not started (reset value)                       |

| TRIGGER_RDY |  |
|-------------|--|
| RO          |  |

| ABORT_MNGR_STAT (2:0) |                                   |
|-----------------------|-----------------------------------|
| RO                    | DEBUG ABORT MANAGER STATE MACHINE |

| TRIG_MNGR_STAT (3:0)  |  |   |  |  |
|---|--|---|--|--|
| RO  | DEBUG TRIG   | GER MANAGER STATE MACHINE   |  |  |
| no .  | DEBCG TRIC   | OEK MILVIOEK STITE MITOITIVE  |  |  |
|   |  |   |  |  |
| TIMER_MNGR_STAT (2:0)   |  |   |  |  |
| RO  | DEBUG TIME   | ER MANAGER STATE MACHINE  |  |  |
|   |  |   |  |  |
| GRAB_MNGR_STAT (3:0)  |  |   |  |  |
| RO  | DEBUG GRAI   | B MANAGER STATE MACHINE   |  |  |
|   |  |   |  |  |
| GRAB_FOT  | GRAB Field O   | verhead Time  |  |  |
| RO  |  | sor FOT (Field Overhead Time).  |  |  |
| Possible Values:  | 0x0  | Not in FOT  |  |  |
|   | 0x1  | In FOT  |  |  |
|   |  | ·   |  |  |
| GRAB_READOUT  |  |   |  |  |
|   | This is the sensor readout status. It goes to '1' on the SO_FOT and goes to '0' when the |   |  |  |
| RO  | datapath decoder decodes the end of frame.   |   |  |  |
|   | datapath decod   | er decodes the end of frame.  |  |  |
| GRAB_EXPOSURE<br>RO   | datapath decod   | sor integration status  |  |  |
| GRAB_EXPOSURE<br>RO   | This is the sens   | sor integration status  Idle  |  |  |
| GRAB_EXPOSURE<br>RO   | datapath decod   | sor integration status  |  |  |
| GRAB_EXPOSURE<br>RO   | This is the sens   | sor integration status  Idle  |  |  |
| GRAB_EXPOSURE  RO  Possible Values:   | This is the sens   | sor integration status  Idle  |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING   | This is the sens  0x0  0x1  Grab pending s   | sor integration status  Idle  |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO   | This is the sens  0x0  0x1  Grab pending s fpga.   | sor integration status  Idle  Integrating  status. When this register is set to one, a second grab command is queued in the   |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO   | This is the sense 0x0 0x1  Grab pending s fpga. 0x0                                      | sor integration status  Idle  Integrating  status. When this register is set to one, a second grab command is queued in the  No grab pending  |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO   | This is the sens  0x0  0x1  Grab pending s fpga.   | sor integration status  Idle  Integrating  status. When this register is set to one, a second grab command is queued in the   |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO  Possible Values:                             | This is the sense 0x0 0x1  Grab pending s fpga. 0x0                                      | sor integration status  Idle  Integrating  status. When this register is set to one, a second grab command is queued in the  No grab pending  |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO   | This is the sens  0x0  0x1  Grab pending s fpga.  0x0  0x1                               | sor integration status  Idle  Integrating  status. When this register is set to one, a second grab command is queued in the  No grab pending  |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO  Possible Values:  GRAB_ACTIVE                | This is the sens  0x0  0x1  Grab pending s fpga.  0x0  0x1                               | sor integration status  Idle Integrating  status. When this register is set to one, a second grab command is queued in the  No grab pending  Grab pending   |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO  Possible Values:                             | This is the sens  0x0  0x1  Grab pending s fpga.  0x0  0x1                               | sor integration status  Idle Integrating  status. When this register is set to one, a second grab command is queued in the  No grab pending  Grab pending   |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO  Possible Values:  GRAB_ACTIVE  RO            | This is the sens  0x0  0x1  Grab pending s fpga.  0x0  0x1  Grab active starreceived.    | sor integration status  Idle Integrating  status. When this register is set to one, a second grab command is queued in the  No grab pending  Grab pending   |  |  |
| GRAB_EXPOSURE  RO  Possible Values:  GRAB_PENDING  RO  Possible Values:  GRAB_ACTIVE  RO  GRAB_IDLE | This is the sens  0x0  0x1  Grab pending s fpga.  0x0  0x1  Grab active starreceived.    | sor integration status  Idle Integrating  status. When this register is set to one, a second grab command is queued in the  No grab pending Grab pending  tus. When this register is set to one, at least one grab command has been |  |  |

| 31 | 30               | 29 | 28       | 27   | 26          | 25     | 24         |
|----|------------------|----|----------|------|-------------|--------|------------|
|    | Reserved         |    |          | FOT_ | LENGTH_LINI | E(4:0) |            |
| 23 | 22               | 21 | 20       | 19   | 18          | 17     | 16         |
|    |                  |    | Reserved |      |             |        | EO_FOT_SEL |
| 15 | 14               | 13 | 12       | 11   | 10          | 9      | 8          |
|    | FOT_LENGTH(15:8) |    |          |      |             |        |            |
| 7  | 6                | 5  | 4        | 3    | 2           | 1      | 0          |
|    | FOT_LENGTH(7:0)  |    |          |      |             |        |            |

| FOT_LENGTH_LINE (4:0) RW | Frame Overhead Time LENGTH LINE This is the length of the Frame Overhead Time in line_time unit. |                  |  |  |  |
|--------------------------|--|------------------|--|--|--|
| Value at Reset:          | 0x0  |                  |  |  |  |
| Possible Values:         | Any Value  | Any 16 bit value |  |  |  |

| EO_FOT_SEL      |   |
|-----------------|---|
| RW              | This selector selects who will generate the EO_FOT in the controller. When select 0, the EO_FOT is the falling edge detection of the monitor FOT. When select 1, the EO_FOT will be generated inside the controller with programmed FOT_LENGTH. |
| Value at Reset: | 0x0   |

| FOT_LENGTH (15:0) | Frame Overhead Time LENGTH  |                  |  |  |  |
|-------------------|---|------------------|--|--|--|
| RW                | This is the length of the Frame Overhead Time in sys clock. This register is calculated from FOT_LENGTH_LINE and LINE_TIME. It is used when EO_FOT_SEL is set to 1. |                  |  |  |  |
| Value at Reset:   | 0x0   |                  |  |  |  |
| Possible Values:  | Any Value   | Any 16 bit value |  |  |  |

# READOUT\_CFG\_FRAME\_LIN E

| 31 | 30                              | 29 | 28 | 27 | 26 | 25 | 24 |  |  |
|----|---------------------------------|----|----|----|----|----|----|--|--|
|    | Reserved                        |    |    |    |    |    |    |  |  |
| 23 | 22                              | 21 | 20 | 19 | 18 | 17 | 16 |  |  |
|    | DUMMY_LINES(7:0)                |    |    |    |    |    |    |  |  |
| 15 | 14                              | 13 | 12 | 11 | 10 | 9  | 8  |  |  |
|    | Reserved CURR_FRAME_LINES(12:8) |    |    |    |    |    |    |  |  |
| 7  | 6                               | 5  | 4  | 3  | 2  | 1  | 0  |  |  |
|    | CURR_FRAME_LINES(7:0)           |    |    |    |    |    |    |  |  |

| DUMMY_LINES (7:0) |  |
|-------------------|--|
| RW                | Number of lines to add in the readout (to debug XGS) |
| Value at Reset:   | 0x0  |

| CURR_FRAME_LINES (12:0) |  |
|-------------------------|--|
| RO                      | Current number of lines in the readout calculated by the XGS controller (without FOT). |

| 31 | 30                    | 29 | 28 | 27                    | 26 | 25 | 24 |  |
|----|-----------------------|----|----|-----------------------|----|----|----|--|
|    | Reserved              |    |    | READOUT_LENGTH(28:24) |    |    |    |  |
| 23 | 22                    | 21 | 20 | 19                    | 18 | 17 | 16 |  |
|    | READOUT_LENGTH(23:16) |    |    |                       |    |    |    |  |
| 15 | 14                    | 13 | 12 | 11                    | 10 | 9  | 8  |  |
|    | READOUT_LENGTH(15:8)  |    |    |                       |    |    |    |  |
| 7  | 6                     | 5  | 4  | 3                     | 2  | 1  | 0  |  |
|    | READOUT_LENGTH(7:0)   |    |    |                       |    |    |    |  |

| READOUT_LENGTH (28:0) |  |  |  |  |  |
|-----------------------|--|--|--|--|--|
|                       | projectand gives the read  | register. This register is calculated by the FPGA in the IRIS4 out lenght without the FOT. This register will depend on the ROI, and |  |  |  |
|                       | Subsampling mode. It is used in the PET engin calculations. In Sys_Clock domain. |  |  |  |  |
| Possible Values:      | Any Value  | Any 24 bits value  |  |  |  |

| 31              | 30             | 29 | 28 | 27 | 26 | 25 | 24 |  |  |
|-----------------|----------------|----|----|----|----|----|----|--|--|
|                 | Reserved       |    |    |    |    |    |    |  |  |
| 23              | 22             | 21 | 20 | 19 | 18 | 17 | 16 |  |  |
| Reserved        |                |    |    |    |    |    |    |  |  |
| 15              | 14             | 13 | 12 | 11 | 10 | 9  | 8  |  |  |
| LINE_TIME(15:8) |                |    |    |    |    |    |    |  |  |
| 7               | 6              | 5  | 4  | 3  | 2  | 1  | 0  |  |  |
|                 | LINE_TIME(7:0) |    |    |    |    |    |    |  |  |

| LINE_TIME (15:0) | LINE TIME   |  |  |  |  |
|------------------|---|--|--|--|--|
| RW               | This register definel the length of one line of the sensor. It includes blanking and valid time.  Line Time Unit is SENSOR Clock Cycles |  |  |  |  |
| Value at Reset:  | 0x16e   |  |  |  |  |
| Possible Values: | Any Value between 1 and 255   |  |  |  |  |

| 31 | 30       | 29 | 28          | 27             | 26 | 25 | 24                    |  |
|----|----------|----|-------------|----------------|----|----|-----------------------|--|
|    | Reserved |    |             |                |    |    |                       |  |
| 23 | 22       | 21 | 20          | 19             | 18 | 17 | 16                    |  |
|    | Reserved |    |             |                |    |    | KEEP_OUT_<br>TRIG_ENA |  |
| 15 | 14       | 13 | 12          | 11             | 10 | 9  | 8                     |  |
|    |          | ]  | KEEP_OUT_TR | IG_START(15:8  | )  |    |                       |  |
| 7  | 6        | 5  | 4           | 3              | 2  | 1  | 0                     |  |
|    |          |    | KEEP_OUT_TR | RIG_START(7:0) |    |    |                       |  |

| KEEP_OUT_TRIG_ENA |  |
|-------------------|--|
| RW                | KEEPOUT zone TRIGger ENAble. When this register is enabled, then the trigger output will be synchronized with the line_int(monitor2) signal from the XGS sensor. To configure this keep out zone, use register READOUT_CFG4. |
| Value at Reset:   | 0x0  |

| KEEP_OUT_TRIG_START (15:0) |   |
|----------------------------|---|
| RW                         | During the line time, this register indicates the start of the trigger keep-out zone. |
| Value at Reset:            | 0xffff  |

## EXP\_CTRL1

| 31 | 30                 | 29 | 28                                    | 27         | 26 | 25 | 24 |
|----|--------------------|----|---------------------------------------|------------|----|----|----|
|    | Reserved           |    | EXPOSURE_ EXPOSURE_SS(27:24) LEV_MODE |            |    |    |    |
| 23 | 22                 | 21 | 20                                    | 19         | 18 | 17 | 16 |
|    | EXPOSURE_SS(23:16) |    |                                       |            |    |    |    |
| 15 | 14                 | 13 | 12                                    | 11         | 10 | 9  | 8  |
|    |                    |    | EXPOSURE                              | E_SS(15:8) |    |    |    |
| 7  | 6                  | 5  | 4                                     | 3          | 2  | 1  | 0  |
|    |                    |    | EXPOSUR                               | E_SS(7:0)  |    |    |    |

| EXPOSURE_LEV_MODE | EXPOSURE LEVel MODE   |               |  |  |  |
|-------------------|---|---------------|--|--|--|
| RW                | This is the exposure level mode selector. When selecting the TRIGGER ACTIVATION = Level Mode, this register selects the exposure method used. When this register is set to '0' the timed mode is selected; Register EXPOSURE_SS is used for the exposure time. When this register is set to '1' the external trigger width is used for the exposure time. |               |  |  |  |
| Value at Reset:   | 0x0   |               |  |  |  |
| Possible Values:  | 0x0 Timed Mode  |               |  |  |  |
|                   | 0x1   | Trigger Width |  |  |  |

| EXPOSURE_SS (27:0) | EXPOSURE Single Slope   |                   |  |  |  |
|--------------------|---|-------------------|--|--|--|
| RW                 | This is the total exposure time in single/dual/triple slope mode. |                   |  |  |  |
|                    | This register is double buffered.                                 |                   |  |  |  |
| Value at Reset:    | 0x0   |                   |  |  |  |
| Possible Values:   | Any Value   | Any 28 bits value |  |  |  |

## EXP\_CTRL2

| 31 | 30       | 29 | 28       | 27                 | 26 | 25 | 24 |
|----|----------|----|----------|--------------------|----|----|----|
|    | Reserved |    |          | EXPOSURE_DS(27:24) |    |    |    |
| 23 | 22       | 21 | 20       | 19                 | 18 | 17 | 16 |
|    |          |    | EXPOSURE | _DS(23:16)         |    |    |    |
| 15 | 14       | 13 | 12       | 11                 | 10 | 9  | 8  |
|    |          |    | EXPOSURE | E_DS(15:8)         |    |    |    |
| 7  | 6        | 5  | 4        | 3                  | 2  | 1  | 0  |
|    |          |    | EXPOSUR  | E_DS(7:0)          |    |    |    |

| EXPOSURE_DS (27:0) | EXPOSURE Dual   | EXPOSURE Dual     |  |  |  |  |
|--------------------|---|-------------------|--|--|--|--|
| RW                 | This is a new 3d profiler feature We will be able to program upto 3 different exposure times (using unused multiSlope registers) Then we will be able to sequence those exposure times. Selection is made with input exposure select. |                   |  |  |  |  |
| Value at Reset:    | 0x0   |                   |  |  |  |  |
| Possible Values:   | Any Value   | Any 28 bits value |  |  |  |  |

## EXP\_CTRL3

| 31 | 30                 | 29 | 28      | 27                 | 26 | 25 | 24 |
|----|--------------------|----|---------|--------------------|----|----|----|
|    | Reserved           |    |         | EXPOSURE_TS(27:24) |    |    |    |
| 23 | 22                 | 21 | 20      | 19                 | 18 | 17 | 16 |
|    | EXPOSURE_TS(23:16) |    |         |                    |    |    |    |
| 15 | 14                 | 13 | 12      | 11                 | 10 | 9  | 8  |
|    | EXPOSURE_TS(15:8)  |    |         |                    |    |    |    |
| 7  | 6                  | 5  | 4       | 3                  | 2  | 1  | 0  |
|    |                    |    | EXPOSUR | E_TS(7:0)          |    |    |    |

| EXPOSURE_TS (27:0) | EXPOSURE Tripple  |                   |  |  |  |
|--------------------|---|-------------------|--|--|--|
| RW                 | This is a new 3d profiler feature We will be able to program upto 3 different exposure times (using unused multiSlope registers) Then we will be able to sequence those exposure times. Selection is made with input exposure select. |                   |  |  |  |
| Value at Reset:    | 0x0   |                   |  |  |  |
| Possible Values:   | Any Value   | Any 28 bits value |  |  |  |

## TRIGGER\_DELAY

| 31 | 30                  | 29 | 28         | 27                   | 26 | 25 | 24 |
|----|---------------------|----|------------|----------------------|----|----|----|
|    | Reserved            |    |            | TRIGGER_DELAY(27:24) |    |    |    |
| 23 | 22                  | 21 | 20         | 19                   | 18 | 17 | 16 |
|    |                     |    | TRIGGER_DI | ELAY(23:16)          |    |    |    |
| 15 | 14                  | 13 | 12         | 11                   | 10 | 9  | 8  |
|    | TRIGGER_DELAY(15:8) |    |            |                      |    |    |    |
| 7  | 6                   | 5  | 4          | 3                    | 2  | 1  | 0  |
|    |                     |    | TRIGGER_D  | DELAY(7:0)           |    |    |    |

| TRIGGER_DELAY (27:0) | TRIGGER DELAY   |                   |  |  |  |
|----------------------|---|-------------------|--|--|--|
| RW                   | This is the trigger delay. This trigger delay can be applied to HW(Only edge mode), SW and Continuous mode. |                   |  |  |  |
|                      | In HW level mode, the trigger cannot be delayed, since the level time represents the exposure time.         |                   |  |  |  |
|                      | This register is double buffered  |                   |  |  |  |
| Value at Reset:      | 0x0   |                   |  |  |  |
| Possible Values:     | Any Value   | Any 28 bits value |  |  |  |

### STROBE\_CTRL1

| 31       | 30                  | 29 | 28             | 27                  | 26 | 25 | 24 |  |
|----------|---------------------|----|----------------|---------------------|----|----|----|--|
| STROBE_E | Reserved            |    | STROBE_PO<br>L | STROBE_START(27:24) |    |    |    |  |
| 23       | 22                  | 21 | 20             | 19                  | 18 | 17 | 16 |  |
|          | STROBE_START(23:16) |    |                |                     |    |    |    |  |
| 15       | 14                  | 13 | 12             | 11                  | 10 | 9  | 8  |  |
|          | STROBE_START(15:8)  |    |                |                     |    |    |    |  |
| 7        | 6                   | 5  | 4              | 3                   | 2  | 1  | 0  |  |
|          | STROBE_START(7:0)   |    |                |                     |    |    |    |  |

| STROBE_E         | STROBE Enable   |  |  |  |
|------------------|---|--|--|--|
| RW               | This register enables the strobe logic.   |  |  |  |
|                  | For Nexis 3 systems, to enable STROBE_A signal, STROBE_E and STROBE_A_EN must be enabled.  For Nexis 3 systems, to enable STROBE_B signal, STROBE_E and STROBE_B_EN must be enabled.  For Nexis 3 systems, STROBE_A and STROBE B can be activated at the same time, in this case the two strobes will be the same as they share the same programmation.  This register is double buffered |  |  |  |
| Value at Reset:  | 0x0   |  |  |  |
| Possible Values: | 0x0 Strobe disabled   |  |  |  |
|                  | 0x1 Strobe enabled  |  |  |  |

| STROBE_POL       | STROBE PO       | STROBE POLarity   |  |  |  |  |
|------------------|-----------------|---|--|--|--|--|
| RW               | This is the str | This is the strobe polarity at the pin of the FPGA only for GTR systems.                            |  |  |  |  |
|                  |                 | For NEXIS3 systems use register ANPUT\IO\IO_OUT_POL\OUTx_POL  This register is not double buffered. |  |  |  |  |
| Value at Reset:  | 0x0             |   |  |  |  |  |
| Possible Values: | 0x0             | Active high strobe  |  |  |  |  |
|                  | 0x1             | Active low strobe   |  |  |  |  |

| STROBE_START (27:0)   | STROBE START  |   |  |  |  |  |
|---|---|---|--|--|--|--|
| RW  | This is the strobe start location. This location depends on the Strobe Mode used. |   |  |  |  |  |
| In Strobe Mode='0', the start of the strobe is situated during the exp<br>In Strobe Mode='1', the start of the strobe is situated during the trig<br>This register is double buffered |   | e start of the strobe is situated during the trigger delay. |  |  |  |  |
| Value at Reset:   | 0x0   |   |  |  |  |  |
| Possible Values:  | Any Value   | Any 28 bits value   |  |  |  |  |

### STROBE\_CTRL2

| 31           | 30                | 29              | 28              | 27 | 26       | 25        | 24 |
|--------------|-------------------|-----------------|-----------------|----|----------|-----------|----|
| STROBE_MO DE | Reserved          | STROBE_B_<br>EN | STROBE_A_<br>EN |    | STROBE_E | ND(27:24) |    |
| 23           | 22                | 21              | 20              | 19 | 18       | 17        | 16 |
|              | STROBE_END(23:16) |                 |                 |    |          |           |    |
| 15           | 14                | 13              | 12              | 11 | 10       | 9         | 8  |
|              | STROBE_END(15:8)  |                 |                 |    |          |           |    |
| 7            | 6                 | 5               | 4               | 3  | 2        | 1         | 0  |
|              | STROBE_END(7:0)   |                 |                 |    |          |           |    |

| STROBE_MODE                           | STROBE MODE   | STROBE MODE                          |  |  |  |
|---------------------------------------|---|--------------------------------------|--|--|--|
| RW                                    | This register selec   | ts the location of the Strobe Start. |  |  |  |
|                                       | When this register is set to 0, the STROBE_START register is located during the exposure timer. |                                      |  |  |  |
|                                       | When this register is set to 1, the STROBE_START register is located during the delay timer.    |                                      |  |  |  |
|                                       | e the strobe mode must be set to STROBE MODE=0 since the trigger cannot                         |                                      |  |  |  |
|                                       | This register is do   | This register is double buffered     |  |  |  |
| Value at Reset:                       | 0x0   | 0x0                                  |  |  |  |
| Possible Values:                      | 0x0   | Strobe start during exposure         |  |  |  |
| 0x1 Strobe start during trigger delay |   | Strobe start during trigger delay    |  |  |  |

| STROBE_B_EN      | STROBE phase B ENable  |  |  |  |  |
|------------------|--|--|--|--|--|
| RW               | This field enables the generation of STROBE_B signal, for a NEXIS 3 system.  |  |  |  |  |
|                  | This register is double buffered to support back2back mode in nexis systems. |  |  |  |  |
| Value at Reset:  | 0x0  |  |  |  |  |
| Possible Values: | 0x0 Enable Strobe B  |  |  |  |  |
|                  | 0x1 Disable Strobe B   |  |  |  |  |

| STROBE_A_EN      | STROBE phase A ENable   |  |  |  |  |
|------------------|---|--|--|--|--|
| RW               | This field enables the generation of STROBE_A signal(Default strobe), for a NEXIS 3 system. |  |  |  |  |
|                  | This register is double buffered to support back2back mode in nexis systems.                |  |  |  |  |
| Value at Reset:  | 0x1   |  |  |  |  |
| Possible Values: | 0x0 Enable Strobe A (default strobe)  |  |  |  |  |
|                  | 0x1 Disable Strobe A  |  |  |  |  |

| STROBE_END (27:0) | STROBE END   | STROBE END        |  |  |  |  |
|-------------------|--|-------------------|--|--|--|--|
| RW                | This is the strobe end location. This location does not depend on the Strobe Mode us |                   |  |  |  |  |
|                   | This register is double buffered   |                   |  |  |  |  |
| Value at Reset:   | 0xfffffff  |                   |  |  |  |  |
| Possible Values:  | Any Value  | Any 28 bits value |  |  |  |  |

| 31 | 30                                    | 29 | 28 | 27 | 26 | 25 | 24        |  |
|----|---------------------------------------|----|----|----|----|----|-----------|--|
|    | Reserved                              |    |    |    |    |    |           |  |
| 23 | 22                                    | 21 | 20 | 19 | 18 | 17 | 16        |  |
|    | Reserved                              |    |    |    |    |    | SER_RWn   |  |
| 15 | 14                                    | 13 | 12 | 11 | 10 | 9  | 8         |  |
|    | Reserved                              |    |    |    |    |    | MD(1:0)   |  |
| 7  | 6                                     | 5  | 4  | 3  | 2  | 1  | 0         |  |
|    | Reserved SER_RF_SS Reserved SER_WF_SS |    |    |    |    |    | SER_WF_SS |  |

| SER_RWn          | SERial Read/V    | SERial Read/Writen  |  |  |  |  |  |
|------------------|------------------|---|--|--|--|--|--|
| RW               | This register co | This register configures the type of the serial access to the CMOS sensor |  |  |  |  |  |
| Value at Reset:  | 0x1              | 0x1   |  |  |  |  |  |
| Possible Values: | 0x0              | Write access  |  |  |  |  |  |
|                  | 0x1              | Read access   |  |  |  |  |  |

| SER_CMD (1:0)    | SERial CoMma  | and  |  |  |  |  |  |
|------------------|---|--|--|--|--|--|--|
| RW               | This is the type                                    | This is the type of command sent to the serial fifo.   |  |  |  |  |  |
|                  |   | ensor, write SER_WF_SS=1 with SER_CMD=0x0, with the parametters: R_ADD(8:0) and SER_DAT(15:0).   |  |  |  |  |  |
|                  | the parametter:<br>following form<br>1/62.5mhz. The | To insert a timer between fifo commands, write SER_WF_SS=1 with SER_CMD=0x1, with the parametter: SER_DAT(15:0). The value of the timer inserted is calculated with the following formula: Timer= SER_DAT(15:0)*1024*SYS_PERIOD, SYS_PERIOD is 1/62.5mhz. The granularity of the timer is 16.384us  To insert a Stop separator command, write SER_WF_SS=1 with SER_CMD=0x3. When the read logic encounter this command, it will stop read from the fifo until a new SER_RF_SS is |  |  |  |  |  |
|                  | received.   | received.  |  |  |  |  |  |
| Value at Reset:  | 0x0   | <u>-</u>   |  |  |  |  |  |
| Possible Values: | 0x0   | CMOS sensor access COMMAND   |  |  |  |  |  |
|                  | Insert timer COMMAND                                |  |  |  |  |  |  |
|                  | 0x2 STOP separator COMMAND                          |  |  |  |  |  |  |
|                  | 0x3 RESERVED  |  |  |  |  |  |  |

| SER_RF_SS        | SERial Read Fifo SnapShot  |                 |  |  |  |
|------------------|--|-----------------|--|--|--|
|                  | This is the read fifo snapshot. When the read fifo logic receives this snapshot, it will read all the fifo comands until a STOP separator command is read or Empty fifo is detected. |                 |  |  |  |
| Possible Values: | 0x0 Idle   |                 |  |  |  |
|                  | 0x1  | Start Read FIFO |  |  |  |

| SER_WF_SS        | SERial Write Fifo SnapShot   |  |  |  |
|------------------|--|--|--|--|
| WO/AutoClr       | When the system toggle this bit, the address, data and command are wrote to the command fifo. This fifo can contain the entire dcf, so the driver will not need to pool the status bit. This is a auto reset bit register, so after the driver write one, the bit will be auto reset to 0. To start the FIFO read logic write '1' to regsiter SER RF SS. |  |  |  |
| Possible Values: | 0x0 Idle 0x1 Write a command to the FIFO   |  |  |  |

| 31           | 30            | 29 | 28 | 27 | 26 | 25 | 24 |
|--------------|---------------|----|----|----|----|----|----|
|              | SER_DAT(15:8) |    |    |    |    |    |    |
| 23           | 22            | 21 | 20 | 19 | 18 | 17 | 16 |
| SER_DAT(7:0) |               |    |    |    |    |    |    |
| 15           | 14            | 13 | 12 | 11 | 10 | 9  | 8  |
| Reserved     | SER_ADD(14:8) |    |    |    |    |    |    |
| 7            | 6             | 5  | 4  | 3  | 2  | 1  | 0  |
|              | SER_ADD(7:0)  |    |    |    |    |    |    |

| SER_DAT (15:0)   | SERial interface D | SERial interface DATa   |  |  |  |
|------------------|--------------------|---|--|--|--|
| RW               |                    | This is the write data to be send to the CMOS sensor by the serial interface, or the config data to a TIMER command or to a POWER sequence command. See register SER_CMD. |  |  |  |
| Value at Reset:  | 0x0                | 0x0   |  |  |  |
| Possible Values: | Any Value          | Any 16 bits value   |  |  |  |

| SER_ADD (14:0)  RW | SERial interface ADDress  This is the read/write address of the register in the CMOS sensor. |                  |  |  |
|--------------------|--|------------------|--|--|
| Value at Reset:    | 0x0  |                  |  |  |
| Possible Values:   | Any Value  | Any 9 bits value |  |  |

| 31 | 30              | 29 | 28       | 27 | 26 | 25 | 24                 |
|----|-----------------|----|----------|----|----|----|--------------------|
|    |                 |    | Reserved |    |    |    | SER_FIFO_E<br>MPTY |
| 23 | 22              | 21 | 20       | 19 | 18 | 17 | 16                 |
|    | Reserved        |    |          |    |    |    | SER_BUSY           |
| 15 | 14              | 13 | 12       | 11 | 10 | 9  | 8                  |
|    | SER_DAT_R(15:8) |    |          |    |    |    |                    |
| 7  | 6               | 5  | 4        | 3  | 2  | 1  | 0                  |
|    | SER_DAT_R(7:0)  |    |          |    |    |    |                    |

| SER_FIFO_EMPTY | SERial FIFO EMPTY  |
|----------------|--|
| RO             | This is the EMPTY flag of the xilinx fifo, when '1' there are no pending operations in the fifo. |

| SER_BUSY         | SERial BUS | SERial BUSY  |  |  |  |
|------------------|------------|--|--|--|--|
| RO               | SER_RF_SS  | This is the BUSY status of the FIFO read logic. The flag will be set to '1' when the SER_RF_SS is set to '1'. It will be reseted to '0' when the read logic will decode a STOP separator command or when the FIFO will be empty. |  |  |  |
| Possible Values: | 0x0        | 0x0 FIFO read logic is idle  |  |  |  |
|                  | 0x1        | FIFO read logic is runnning  |  |  |  |

| SER_DAT_R (15:0) | SERial interface DATa R                 | SERial interface DATa Read |  |  |  |
|------------------|---|----------------------------|--|--|--|
| RO               | This is the data read from CMOS sensor. |                            |  |  |  |
| Possible Values: | Any Value                               | Any 16 bits value          |  |  |  |

| 31 | 30       | 29 | 28                    | 27  | 26    | 25                | 24                          |
|----|----------|----|-----------------------|-----|-------|-------------------|-----------------------------|
|    |          |    | Reserved              |     |       |                   | SENSOR_RE<br>FRESH_TEM<br>P |
| 23 | 22       | 21 | 20                    | 19  | 18    | 17                | 16                          |
|    |          |    | Reserved              |     |       |                   | SENSOR_PO<br>WERDOWN        |
| 15 | 14       | 13 | 12                    | 11  | 10    | 9                 | 8                           |
|    |          |    | Reserved              |     |       |                   | SENSOR_CO<br>LOR            |
| 7  | 6        | 5  | 4                     | 3   | 2     | 1                 | 0                           |
|    | Reserved |    | SENSOR_RE<br>G_UPDATE | Res | erved | SENSOR_RE<br>SETN | SENSOR_PO<br>WERUP          |

| SENSOR_REFRESH_TEMP | SENSOR REFRESH TEMPerature  |   |  |  |  |
|---------------------|---|---|--|--|--|
| WO/AutoClr          | This register starts a sensor temperature read on the serial interface of the Python sensor. The temperature value readed will be available on field SENSOR_TEMP when field SENSOR_TEMP_VALID is set to '1'.  [Pas utilise pour le moment dans IRIS4] |   |  |  |  |
| Possible Values:    | 0x0   | Idle  |  |  |  |
|                     | 0x1   | Starts a Temperature read on Python SPI interface |  |  |  |

| SENSOR_POWERDOWN |  |
|------------------|--|
|                  | After a PowerUp sequence(SESOR_POWERUP_DONE=1), successfull or not, this register can reset the clock oscillator and enable the reset to the sensor. |
|                  | This power down don't do power sequencing.   |

| SENSOR_COLOR     | SENSOR COL | SENSOR COLOR   |  |  |
|------------------|------------|--|--|--|
| RW               |            | This register informs the datapath logic that a color sensor is used. This information is needed for the remapper logic. |  |  |
| Value at Reset:  | 0x0        |  |  |  |
| Possible Values: | 0x0        | 0x0 Monochrone sensor  |  |  |
|                  | 0x1        | Color sensor   |  |  |

| SENSOR_REG_UPDATE | SENSOR REC                  | SENSOR REGister UPDATE   |  |  |
|-------------------|-----------------------------|--|--|--|
| RW                |                             | By setting this bit to 1, the SENSOR CONTROLLER WILL UPDATE the programed CMOS sensor registers at the beginning of each grab. |  |  |
| Value at Reset:   | 0x1                         |  |  |  |
| Possible Values:  | 0x0 Do not update registers |  |  |  |
|                   | 0x1                         | Update registers   |  |  |

| SENSOR_RESETN    | SENSOR RESET Not          |   |  |
|------------------|---------------------------|---|--|
| RW               | After a successfull Power | *UP sequence, writing this field to '0' reset the Python CMOS sensor. |  |
| Value at Reset:  | 0x1                       |   |  |
| Possible Values: | 0x0                       | Reset the sensor after a successfull powerUP                          |  |
|                  | 0x1                       | Nothing   |  |

| SENSOR_POWERUP   |                  |   |  |  |
|------------------|------------------|---|--|--|
| WO/AutoClr       | This register En | This register Enables the clk oscillator and removes the reset from the sensor. |  |  |
| Possible Values: | 0x0              | 0x0 idle  |  |  |
|                  | 0x1              | Start the power sequence  |  |  |

| 31                    | 30                             | 29                | 28                | 27        | 26                          | 25 | 24                   |
|-----------------------|--------------------------------|-------------------|-------------------|-----------|-----------------------------|----|----------------------|
|                       |                                |                   | SENSOR_           | ΓΕΜΡ(7:0) |                             |    |                      |
| 23                    | 22                             | 21                | 20                | 19        | 18                          | 17 | 16                   |
| SENSOR_TE<br>MP_VALID |                                |                   | Rese              | rved      |                             |    | SENSOR_PO<br>WERDOWN |
| 15                    | 14                             | 13                | 12                | 11        | 10                          | 9  | 8                    |
| Rese                  | erved                          | SENSOR_RE<br>SETN | SENSOR_OS<br>C_EN |           | Reserved                    |    | SENSOR_VC<br>C_PG    |
| 7                     | 6                              | 5                 | 4                 | 3         | 2                           | 1  | 0                    |
|                       | Reserved SENSOR_PO WERUP_STA T |                   |                   |           | SENSOR_PO<br>WERUP_DO<br>NE |    |                      |

| SENSOR_TEMP (7:0) |  |  |
|-------------------|--|--|
| RO                | This register gives the Temperature of the Python sensor after a SENSOR_REFRESH_TEM snapshot. The field SENSOR_TEMP_VALID indicates when the SENSOR_TEMP value is valid. |  |
|                   | [Pas utilise pour le moment dans IRIS4]  |  |
| Possible Values:  | Any Value  |  |

| SENSOR_TEMP_VALID | SENSOR TEMPerature VALID   |  |  |
|-------------------|--|--|--|
| RO                | This field indicates that the field SENSOR_TEMP have valid temperature after a SENSOR_REFRESH_TEMP snapshot. |  |  |
|                   | [Pas utilise pour le mome  | ent dans IRIS4]                          |  |
| Possible Values:  | 0x0  | SENSOR_TEMPERATURE register is not valid |  |
|                   | 0x1  | SENSOR_TEMPERATURE register is valid     |  |

| SENSOR_POWERDOWN |                               |                                  |
|------------------|-------------------------------|----------------------------------|
| RO               | This field indicates that the | ne sensor is in powerdown state. |
| Possible Values: | 0x0 Not in powerdown state    |                                  |
|                  | 0x1                           | Powerdown                        |

| SENSOR_RESETN    | SENSOR RESET N                    |              |
|------------------|-----------------------------------|--------------|
| RO               | This is the sensor RESETN status. |              |
| Possible Values: | 0x0 In reset state                |              |
|                  | 0x1                               | Not in reset |

| SENSOR_OSC_EN    | SENSOR OSCILLATOR ENable                     |        |  |
|------------------|--|--------|--|
| RO               | This is the sensor oscillator enable status. |        |  |
| Possible Values: | 0x0 Disable                                  |        |  |
|                  | 0x1  | Enable |  |

| SENSOR_VCC_PG    | SENSOR sup     | SENSOR supply VCC Power Good                                  |  |  |
|------------------|----------------|---|--|--|
| RO               | This is the Vo | This is the VCC Power Good status (generated by external HW). |  |  |
|                  | [TO BE DEL     | [TO BE DELETED, waiting for ON SEMI INFORMATION]              |  |  |
| Possible Values: | 0x0            | Disable   |  |  |
|                  | 0x1            | Enable  |  |  |

| SENSOR_POWERUP_STAT |  |                          |  |
|---------------------|--|--------------------------|--|
| RO                  | When a powerup sequence is finish, this register indicates the result of the POWERUP |                          |  |
|                     | sequence.  |                          |  |
| Possible Values:    | 0x0  | PowerUp sequence fail    |  |
|                     | 0x1  | PowerUp sequence success |  |

| SENSOR_POWERUP_DON | NE  |   |
|--------------------|-----|---|
| RO                 |     | indicates that the POWERUP sequence is finish. Read register DWERUP_STAT to see the result. |
| Possible Values:   | 0x0 | PowerUp sequence not started  |
|                    | 0x1 | PowerUp sequence finish   |

### SENSOR\_SUBSAMPLING

Address: section "ACQ" base address + 0x09C

0x0

Description:

Value at Reset:

SENSOR ADDRESS

| 31               | 30      | 29       | 28      | 27                           | 26        | 25                  | 24                |
|------------------|---------|----------|---------|------------------------------|-----------|---------------------|-------------------|
|                  |         |          | Res     | served                       |           |                     |                   |
| 23               | 22      | 21       | 20      | 19                           | 18        | 17                  | 16                |
|                  |         |          | Res     | served                       |           |                     |                   |
| 15               | 14      | 13       | 12      | 11                           | 10        | 9                   | 8                 |
|                  |         |          | reserve | ed1(11:4)                    |           |                     |                   |
| 7                | 6       | 5        | 4       | 3                            | 2         | . 1                 | 0                 |
|                  | reserve | ed1(3:0) |         | ACTIVE_SU<br>BSAMPLING<br>_Y | reserved0 | M_SUBSAMP<br>LING_Y | SUBSAMPLI<br>NG_X |
|                  |         |          |         |                              |           |                     |                   |
| reserved1 (11:0) |         |          |         |                              |           |                     |                   |
| STATIC           |         |          |         |                              |           |                     |                   |

| ACTIVE_SUBSAMPLING_Y |  |
|----------------------|--|
| RW                   | Subsampling (Row) for ROI Configurations |
| Value at Reset:      | 0x0                                      |
| Possible Values:     | 0x0                                      |
|                      | 0x1                                      |

| reserved0        |     |        |
|------------------|-----|--------|
| STATIC           |     |        |
| Value at Reset:  | 0x0 |        |
| Possible Values: | 0x0 | Idle   |
|                  | 0x1 | Enable |

| M_SUBSAMPLING_Y  |                         |        |
|------------------|-------------------------|--------|
| RW               | Subsampling (Row) for M | Region |
| Value at Reset:  | 0x0                     |        |
| Possible Values: | 0x0                     |        |
|                  | 0x1                     |        |

| SUBSAMPLING_X    |     |  |  |  |
|------------------|-----|--|--|--|
| RW               |     | Readout in Column Subsampling Mode.  We don't use SUB_X in sensor, no fps advantages, and noise is increased! instead using DMA subsampling. |  |  |
| Value at Reset:  | 0x0 |  |  |  |
| Possible Values: | 0x0 |  |  |  |
|                  | 0x1 |  |  |  |

48

### SENSOR\_GAIN\_ANA

Address: section "ACQ" base address + 0x0A4

Description:

SENSOR ADDRESS 204 DEC

| 31                                    | 30             | 29 | 28      | 27      | 26          | 25   | 24 |
|---------------------------------------|----------------|----|---------|---------|-------------|------|----|
|                                       |                |    | Rese    | erved   |             |      |    |
| 23                                    | 22             | 21 | 20      | 19      | 18          | 17   | 16 |
|                                       |                |    | Rese    | rved    |             |      |    |
| 15                                    | 14             | 13 | 12      | 11      | 10          | 9    | 8  |
|                                       | reserved1(4:0) |    |         | AN      | ALOG_GAIN(2 | 2:0) |    |
| 7                                     | 6              | 5  | 4       | 3       | 2           | 1    | 0  |
|                                       |                |    | reserve | d0(7:0) |             |      |    |
| · · · · · · · · · · · · · · · · · · · | •              |    |         | ·       |             |      |    |

| reserved1 (4:0) |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| ANALOG_GAIN (2:0) |     |    |
|-------------------|-----|----|
| RW                |     |    |
| Value at Reset:   | 0x1 |    |
| Possible Values:  | 0x1 | 1x |
|                   | 0x3 | 2x |
|                   | 0x7 | 4x |

| reserved0 (7:0) |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

# SENSOR\_ROI\_Y\_START

Address: section "ACQ" base address + 0x0A8

Description:

SENSOR ADDRESS

| 31 | 30            | 29 | 28    | 27      | 26 | 25    | 24      |
|----|---------------|----|-------|---------|----|-------|---------|
|    |               |    | Rese  | erved   |    |       |         |
| 23 | 22            | 21 | 20    | 19      | 18 | 17    | 16      |
|    |               |    | Rese  | erved   |    |       |         |
| 15 | 14            | 13 | 12    | 11      | 10 | 9     | 8       |
|    | reserved(5:0) |    |       |         |    | Y_STA | RT(9:8) |
| 7  | 6             | 5  | 4     | 3       | 2  | 1     | 0       |
|    |               |    | Y_STA | RT(7:0) |    |       |         |
|    |               |    |       |         |    |       |         |

| reserved (5:0)  |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| Y_START (9:0)   | Y START                                    |  |  |  |
|-----------------|--|--|--|--|
| RW              | Y Start in Kernel size (Kernel is 4 lines) |  |  |  |
| Value at Reset: | 0x0  |  |  |  |

# SENSOR\_ROI\_Y\_SIZE

Address: section "ACQ" base address + 0x0AC

Description:

SENSOR ADDRESS

| 31                        | 30       | 29           | 28      | 27           | 26 | 25     | 24     |  |
|---------------------------|----------|--------------|---------|--------------|----|--------|--------|--|
| Reserved                  |          |              |         |              |    |        |        |  |
| 23                        | 22       | 21           | 20      | 19           | 18 | 17     | 16     |  |
|                           | Reserved |              |         |              |    |        |        |  |
| 15                        | 14       | 13           | 12      | 11           | 10 | 9      | 8      |  |
| reserved(5:0) Y_SIZE(9:8) |          |              |         |              |    | F(9.8) |        |  |
|                           |          | reserve      | ea(5:0) |              |    | 1_312  | L(7.0) |  |
| 7                         | 6        | reserve<br>5 | 4       | 3            | 2  | 1_312  | 0      |  |
| 7                         | 6        | reserve<br>5 | 4       | 3<br>CE(7:0) | 2  | 1      | 0      |  |
| 7                         | 6        | reserve<br>5 | 4       | 3<br>EE(7:0) | 2  | 1_312  | 0      |  |

| reserved (5:0)  |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| Y_SIZE (9:0)    | Y SIZE                                    |
|-----------------|---|
| RW              | Y SIZE in Kernel size (Kernel is 4 lines) |
| Value at Reset: | 0x302                                     |

# **SENSOR\_M\_LINES**

| 31                  | 30                  | 29 | 28 | 27 | 26 | 25 | 24 |  |
|---------------------|---------------------|----|----|----|----|----|----|--|
|                     | Reserved            |    |    |    |    |    |    |  |
| 23                  | 22                  | 21 | 20 | 19 | 18 | 17 | 16 |  |
|                     | Reserved            |    |    |    |    |    |    |  |
| 15                  | 14                  | 13 | 12 | 11 | 10 | 9  | 8  |  |
| M_LINES_DI<br>SPLAY |                     |    |    |    |    |    |    |  |
| 7                   | 6                   | 5  | 4  | 3  | 2  | 1  | 0  |  |
|                     | M_LINES_SENSOR(7:0) |    |    |    |    |    |    |  |

| M_LINES_DISPLAY |  |
|-----------------|--|
| RW              | When setting to 1, the Y_SIZE will have the Black lines included and the first_lines_mask_cnt will be set to 1, to remove only the embedded data |
| Value at Reset: | 0x0  |

| M_SUPPRESSED (4:0) |   |
|--------------------|---|
| RW                 | Suppress the Readout of Initial Lines in the M Region |
| Value at Reset:    | 0x0   |

| M_LINES_SENSOR (9:0) |   |
|----------------------|---|
| RW                   | Number of Lines to Readout from M Region in Context 0 Unit is #lines  |
|                      | Total number of Black lines = M_LINES  Total number of Black lines transfered as valid Black lines= M_LINES-M_SUPRESSED |
| Value at Reset:      | 0x8   |

### SENSOR\_DP\_GR

Address: section "ACQ" base address + 0x0BC

#### Description:

Sensor Analog data pedestal for Gr pixels (Black offset)

| 31 | 30                               | 29 | 28 | 27 | 26 | 25 | 24 |  |
|----|----------------------------------|----|----|----|----|----|----|--|
|    | Reserved                         |    |    |    |    |    |    |  |
| 23 | 22                               | 21 | 20 | 19 | 18 | 17 | 16 |  |
|    | Reserved                         |    |    |    |    |    |    |  |
| 15 | 14                               | 13 | 12 | 11 | 10 | 9  | 8  |  |
|    | reserved(3:0) DP_OFFSET_GR(11:8) |    |    |    |    |    |    |  |
| 7  | 6                                | 5  | 4  | 3  | 2  | 1  | 0  |  |
|    | DP_OFFSET_GR(7:0)                |    |    |    |    |    |    |  |
|    |                                  |    |    |    |    |    |    |  |

| reserved (3:0)  |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DP_OFFSET_GR (11:0) |  |
|---------------------|--|
| RW                  | Sensor Analog data pedestal for Gr pixels (Black offset) |
| Value at Reset:     | 0x100  |

### SENSOR\_DP\_GB

Address: section "ACQ" base address + 0x0C0

#### Description:

Sensor Analog data pedestal for Gb pixels (Black offset)

| 31                | 30                               | 29 | 28 | 27 | 26 | 25 | 24 |
|-------------------|----------------------------------|----|----|----|----|----|----|
| Reserved          |                                  |    |    |    |    |    |    |
| 23                | 22                               | 21 | 20 | 19 | 18 | 17 | 16 |
| Reserved          |                                  |    |    |    |    |    |    |
| 15                | 14                               | 13 | 12 | 11 | 10 | 9  | 8  |
|                   | reserved(3:0) DP_OFFSET_GB(11:8) |    |    |    |    |    |    |
| 7                 | 6                                | 5  | 4  | 3  | 2  | 1  | 0  |
| DP_OFFSET_GB(7:0) |                                  |    |    |    |    |    |    |
|                   |                                  |    |    |    |    |    |    |

| reserved (3:0)  |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DP_OFFSET_GB (11:0) |  |
|---------------------|--|
| RW                  | Sensor Analog data pedestal for Gb pixels (Black offset) |
| Value at Reset:     | 0x100  |

# SENSOR\_DP\_R

Address: section "ACQ" base address + 0x0C4

#### Description:

Sensor Analog data pedestal for R pixels (Black offset)

| 31            | 30 | 29 | 28                | 27        | 26 | 25 | 24 |
|---------------|----|----|-------------------|-----------|----|----|----|
|               |    |    | Rese              | erved     |    |    |    |
| 23            | 22 | 21 | 20                | 19        | 18 | 17 | 16 |
|               |    |    | Rese              | erved     |    |    |    |
| 15            | 14 | 13 | 12                | 11        | 10 | 9  | 8  |
| reserved(3:0) |    |    | DP_OFFSET_R(11:8) |           |    |    |    |
| 7             | 6  | 5  | 4                 | 3         | 2  | 1  | 0  |
|               |    |    | DP_OFFS           | ET_R(7:0) |    |    |    |
|               |    |    |                   |           |    |    |    |

| reserved (3:0)  |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DP_OFFSET_R (11:0) |   |
|--------------------|---|
| RW                 | Sensor Analog data pedestal for R pixels (Black offset) |
| Value at Reset:    | 0x100   |

#### SENSOR\_DP\_B

Address: section "ACQ" base address + 0x0C8

#### Description:

Sensor Analog data pedestal for B pixels (Black offset)

| 31            | 30 | 29 | 28      | 27        | 26         | 25 | 24 |
|---------------|----|----|---------|-----------|------------|----|----|
|               |    |    | Rese    | erved     |            |    |    |
| 23            | 22 | 21 | 20      | 19        | 18         | 17 | 16 |
|               |    |    | Rese    | erved     |            |    |    |
| 15            | 14 | 13 | 12      | 11        | 10         | 9  | 8  |
| reserved(3:0) |    |    |         | DP_OFFSE  | ET_B(11:8) |    |    |
| 7             | 6  | 5  | 4       | 3         | 2          | 1  | 0  |
|               |    |    | DP_OFFS | ET_B(7:0) |            |    |    |
|               |    |    |         |           |            |    |    |

| reserved (3:0)  |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DP_OFFSET_B (11:0) |   |
|--------------------|---|
| RW                 | Sensor Analog data pedestal for B pixels (Black offset) |
| Value at Reset:    | 0x100   |

### SENSOR\_GAIN\_DIG\_G

Address: section "ACQ" base address + 0x0CC

Description:

XGS Context0: R0x3846

| 31        | 30                | 29 | 28   | 27          | 26    | 25 | 24 |
|-----------|-------------------|----|------|-------------|-------|----|----|
|           |                   |    | Rese | erved       |       |    |    |
| 23        | 22                | 21 | 20   | 19          | 18    | 17 | 16 |
|           |                   |    | Rese | erved       |       |    |    |
| 15        | 14                | 13 | 12   | 11          | 10    | 9  | 8  |
| reserved1 | DG_FACTOR_GR(6:0) |    |      |             |       |    |    |
| 7         | 6                 | 5  | 4    | 3           | 2     | 1  | 0  |
| reserved0 |                   |    | DG   | _FACTOR_GB( | (6:0) |    |    |
|           |                   |    |      |             |       |    |    |

| reserved1       |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DG_FACTOR_GR (6:0) |   |  |  |  |  |
|--------------------|---|--|--|--|--|
| RW                 | Digital Gain Factor for GREEN-R Pixels  | Digital Gain Factor for GREEN-R Pixels |  |  |  |
|                    | The digital gain can be configured to separate levels for each B). The digital gain factor ranges from 1/32 to 2 in steps of 1 configuration can berepresented by the equation below:  Digital gain = Dg_factor/32  Dg_factor=0x20 is unitary gain 1.000  Dg_factor=0x40 is gain x2.00000  Dg_factor=0x01 is gain x0.03125  Dg_factor=0x7f is gain x3.96875 |  |  |  |  |
| Value at Reset:    | 0x20  |  |  |  |  |
| Possible Values:   | 0x1 - 0x7F Any value in range   |  |  |  |  |

| reserved0       |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DG_FACTOR_GB (6:0) |  |                                       |  |  |  |  |
|--------------------|--|---------------------------------------|--|--|--|--|
| RW                 | Digital Gain Factor for GREEN-B Pixels |                                       |  |  |  |  |
|                    | B). The digital gain factor            | ry gain 1.000<br>x2.00000<br>x0.03125 |  |  |  |  |
| Value at Reset:    | 0x20                                   | 0x20                                  |  |  |  |  |
| Possible Values:   | 0x1 - 0x7F                             | Any value in range                    |  |  |  |  |

### SENSOR\_GAIN\_DIG\_RB

Address: section "ACQ" base address + 0x0D0

Description:

XGS Context0: R0x3848

| 31        | 30               | 29 | 28   | 27    | 26 | 25 | 24 |
|-----------|------------------|----|------|-------|----|----|----|
|           | Reserved         |    |      |       |    |    |    |
| 23        | 22               | 21 | 20   | 19    | 18 | 17 | 16 |
|           |                  |    | Rese | erved |    |    |    |
| 15        | 14               | 13 | 12   | 11    | 10 | 9  | 8  |
| reserved1 | DG_FACTOR_R(6:0) |    |      |       |    |    |    |
| 7         | 6                | 5  | 4    | 3     | 2  | 1  | 0  |
| reserved0 | DG_FACTOR_B(6:0) |    |      |       |    |    |    |
|           |                  |    |      |       |    |    |    |

| reserved1       |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DG_FACTOR_R (6:0) |   |  |  |
|-------------------|---|--|--|
| RW                | Digital Gain Factor for F   | RED Pixels   |  |
|                   | B). The digital gain factor configuration can be epp Digital gain = Dg_factor Dg_factor=0x20 is unitated bg_factor=0x40 is gain | The digital gain can be configured to separate levels for each color channel (GR, GB, R and B). The digital gain factor ranges from 1/32 to 2 in steps of 1/32 (64 steps) and its configuration can berepresented by the equation below:  Digital gain = Dg_factor/32  Dg_factor=0x20 is unitary gain 1.000  Dg_factor=0x40 is gain x2.00000  Dg_factor=0x01 is gain x0.03125  De_factor=0x7f is gain x2.06875 |  |
| Value at Reset:   | 0x20  |  |  |
| Possible Values:  | 0x1 - 0x7F  | Any value in range   |  |

| reserved0       |     |
|-----------------|-----|
| STATIC          |     |
| Value at Reset: | 0x0 |

| DG_FACTOR_B (6:0) |                             |                                       |  |  |  |  |
|-------------------|-----------------------------|---------------------------------------|--|--|--|--|
| RW                | Digital Gain Factor for I   | Digital Gain Factor for BLUE Pixels   |  |  |  |  |
|                   | B). The digital gain factor | ry gain 1.000<br>x2.00000<br>x0.03125 |  |  |  |  |
| Value at Reset:   | 0x20                        | 0x20                                  |  |  |  |  |
| Possible Values:  | 0x1 - 0x7F                  | 0x1 - 0x7F Any value in range         |  |  |  |  |

# **DEBUG\_PINS**

| 31 | 30       | 29 | 28 | 27 | 26              | 25 | 24 |
|----|----------|----|----|----|-----------------|----|----|
|    | Reserved |    |    |    | Debug3_sel(4:0) | ı  |    |
| 23 | 22       | 21 | 20 | 19 | 18              | 17 | 16 |
|    | Reserved |    |    |    | Debug2_sel(4:0) | ı  |    |
| 15 | 14       | 13 | 12 | 11 | 10              | 9  | 8  |
|    | Reserved |    |    |    | Debug1_sel(4:0) | ı  |    |
| 7  | 6        | 5  | 4  | 3  | 2               | 1  | 0  |
|    | Reserved |    |    |    | Debug0_sel(4:0) |    |    |

| Debug3_sel (4:0) |  |
|------------------|--|
| RW               | debug_vector(0x0) <= python_monitor0;                |
|                  | debug_vector(0x1) <= python_monitor1;                |
|                  | debug_vector(0x2) <= grab_mngr_trig_rdy;             |
|                  | debug_vector(0x3) <= curr_trig0;                     |
|                  | debug_vector(0x4) <= strobe;                         |
|                  | debug_vector(0x5) <= python_exposure;                |
|                  | $debug_vector(0x6) \leftarrow FOT;$                  |
|                  | debug_vector(0x7) <= readout;                        |
|                  | debug_vector(0x8) <= readout_stateD;                 |
|                  | debug_vector(0x9) <= ext_trig;                       |
|                  | debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD; |
|                  | debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;  |
|                  | debug_vector(0xc)<= grab_mngr_trig;                  |
|                  | debug_vector(0xd) <= grab_mngr_trig_rdy;             |
|                  | debug_vector(0xe) <= grab_pending;                   |
|                  | debug_vector(0xf) <= grab_active;                    |
|                  | debug_vector(0x10) <= DEC_DATA_EN;                   |
|                  | $debug\_vector(0x11) \le DEC\_SOL;$                  |
|                  | $debug_vector(0x12) \le DEC_SOF;$                    |
|                  | $debug_vector(0x13) \le DEC_EOL;$                    |
|                  | $debug_vector(0x14) \le DEC_EOF;$                    |
|                  | debug_vector(0x15) <= DEC_CRC;                       |
|                  | debug_vector(0x16) <= DEC_TRAIN;                     |
|                  | debug_vector(0x17) <= fpnprnu_corr_sof;              |
|                  | debug_vector(0x18) <= fpnprnu_corr_sol;              |
|                  | debug_vector(0x19) <= fpnprnu_corr_data_val;         |
|                  | debug_vector(0x1a) <= fpnprnu_corr_eol;              |
|                  | debug_vector(0x1b) <= fpnprnu_corr_eof;              |
|                  | debug_vector(0x1c) <= python_ssn_int;                |
|                  | $debug\_vector(0x1d) \le debug\_lvds(0);$            |
|                  | $debug\_vector(0x1e) \le debug\_lvds(1);$            |
|                  | $debug\_vector(0x1f) \le 'Z';$                       |
| Value at Reset:  | 0x1f   |

```
Debug2 sel (4:0)
RW
                                    debug\_vector(0x0) \le python\_monitor0;
                                     debug_vector(0x1) <= python_monitor1;
                                    debug_vector(0x2) <= grab_mngr_trig_rdy;
debug_vector(0x3) <= curr_trig0;</pre>
                                     debug_vector(0x4) <= strobe;
                                     debug_vector(0x5) <= python_exposure;
debug_vector(0x6) <= FOT;</pre>
                                     debug vector(0x7) \le readout;
                                     debug_vector(0x8) <= readout_stateD;</pre>
                                     debug_vector(0x9) <= ext_trig;
                                     debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD;</pre>
                                     debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;</pre>
                                     debug_vector(0xc)<= grab_mngr_trig;</pre>
                                     debug_vector(0xd) <= grab_mngr_trig_rdy;</pre>
                                     debug_vector(0xe) <= grab_pending;</pre>
                                     debug_vector(0xf) <= grab_active;</pre>
                                     debug_vector(0x10) <= DEC_DATA_EN;
debug_vector(0x11) <= DEC_SOL;
                                     debug vector(0x12) <= DEC SOF:
                                     debug_vector(0x13) <= DEC_EOL;
                                    debug_vector(0x14) <= DEC_EOF;
debug_vector(0x15) <= DEC_CRC;
debug_vector(0x16) <= DEC_TRAIN;
                                     debug_vector(0x17) <= fpnprnu_corr_sof;
                                     debug_vector(0x18) <= fpnprnu_corr_sol;
                                     debug_vector(0x19) <= fpnprnu_corr_data_val;
                                     debug_vector(0x1a) <= fpnprnu_corr_eol;
                                     debug vector(0x1b) \le fpnprnu corr eof;
                                     debug_vector(0x1c) <= python_ssn_int;
                                     debug_vector(0x1d) <= debug_lvds(0);</pre>
                                     debug_vector(0x1e) <= debug_lvds(1);
                                     debug\_vector(0x1f) \le 'Z';
Value at Reset:
                                    0x1f
```

```
Debug1_sel (4:0)
RW
                                  debug_vector(0x0) <= python_monitor0;
                                 debug_vector(0x1) <= python_monitor1;
                                  debug_vector(0x2) <= grab_mngr_trig_rdy;
                                  debug_vector(0x3) <= curr_trig0;</pre>
                                  debug_vector(0x4) <= strobe;
                                  debug_vector(0x5) <= python_exposure;
                                 debug vector(0x6) <= FOT;
                                  debug\_vector(0x7) \le readout;
                                  debug_vector(0x8) <= readout_stateD;</pre>
                                  debug vector(0x9) \le ext trig
                                 debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD;
                                 debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;</pre>
                                  debug_vector(0xc)<= grab_mngr_trig;</pre>
                                  debug_vector(0xd) <= grab_mngr_trig_rdy;</pre>
                                  debug_vector(0xe) <= grab_pending;</pre>
                                 debug_vector(0xf) <= grab_active
                                  debug_vector(0x10) <= DEC_DATA_EN;
                                 debug_vector(0x11) <= DEC_SOL;
debug_vector(0x12) <= DEC_SOF;
debug_vector(0x13) <= DEC_EOL;
                                  debug vector(0x14) <= DEC EOF;
                                  debug_vector(0x15) <= DEC_CRC;
                                  debug_vector(0x16) <= DEC_TRAIN;</pre>
                                  debug_vector(0x17) <= fpnprnu_corr_sof;
                                 debug_vector(0x18) <= fpnprnu_corr_sol;
                                  debug_vector(0x19) <= fpnprnu_corr_data_val;
                                  debug_vector(0x1a) <= fpnprnu_corr_eol;</pre>
                                  debug_vector(0x1b) <= fpnprnu_corr_eof;
                                  debug_vector(0x1c) <= python_ssn_int;</pre>
                                  debug_vector(0x1d) <= debug_lvds(0);
                                  debug_vector(0x1e) <= debug_lvds(1);
                                  debug\_vector(0x1f) \le 'Z';
Value at Reset:
                                 0x1f
```

| Debug0_sel (4:0) |  |
|------------------|--|
| RW               | debug_vector(0x0) <= python_monitor0;  |
|                  | debug_vector(0x1) <= python_monitor1;  |
|                  | debug_vector(0x2) <= grab_mngr_trig_rdy;   |
|                  | debug_vector(0x3) <= curr_trig0;   |
|                  | debug_vector(0x4) <= strobe;   |
|                  | debug_vector(0x5) <= python_exposure;  |
|                  | $debug\_vector(0x6) \le FOT;$  |
|                  | debug_vector(0x7) <= readout;  |
|                  | debug_vector(0x8) <= readout_stateD;   |
|                  | debug_vector(0x9) <= ext_trig;   |
|                  | debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD;   |
|                  | debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;  |
|                  | debug_vector(0xc)<= grab_mngr_trig;  |
|                  | debug_vector(0xd) <= grab_mngr_trig_rdy;   |
|                  | debug_vector(0xe) <= grab_pending;   |
|                  | debug_vector(0xf) <= grab_active;  |
|                  | debug_vector(0x10) <= DEC_DATA_EN;   |
|                  | debug_vector(0x11) <= DEC_SOL;   |
|                  | debug_vector(0x12) <= DEC_SOF;   |
|                  | debug_vector(0x13) <= DEC_EOL;   |
|                  | debug_vector(0x14) <= DEC_EOF;   |
|                  | debug_vector(0x15) <= DEC_CRC;<br>debug_vector(0x16) <= DEC_TRAIN;                                     |
|                  | debug_vector(0x10) <= DEC_TRAIN,<br>  debug_vector(0x17) <= fpnprnu_corr_sof;                          |
|                  | debug_vector(0x17) <= iphiprinu_cori_soi,<br>debug_vector(0x18) <= fpnprinu_cori_soi;                  |
|                  | debug_vector(0x16) <= fpnprnu_corr_data_val;   |
|                  | debug_vector(0x12) <= fpnprnu_corr_eol;  |
|                  | debug_vector(0x1b) <= fpnprnu_corr_eof;  |
|                  | debug_vector(0x1c) <= rpnpma_con_cor,<br>debug_vector(0x1c) <= python_ssn_int;                         |
|                  | debug_vector(0x1d) <= pydron_son_int;<br>debug_vector(0x1d) <= debug_lvds(0);                          |
|                  | $debug\_vector(0x1e) \leftarrow debug\_lvds(1);$   |
|                  | $\begin{array}{c} abcdg_{-}(cost)(s) < abcdg_{-}(cost)(s) \\ debug \ vector(0x1f) <= 'Z'; \end{array}$ |
| Value at Reset:  | 0x1f   |

### TRIGGER\_MISSED

| 31 | 30                        | 29 | 28                     | 27 | 26   | 25   | 24 |
|----|---------------------------|----|------------------------|----|------|------|----|
|    | Reserved                  |    | TRIGGER_MI<br>SSED_RST |    | Rese | rved |    |
| 23 | 22                        | 21 | 20                     | 19 | 18   | 17   | 16 |
|    | Reserved                  |    |                        |    |      |      |    |
| 15 | 14                        | 13 | 12                     | 11 | 10   | 9    | 8  |
|    | TRIGGER_MISSED_CNTR(15:8) |    |                        |    |      |      |    |
| 7  | 6                         | 5  | 4                      | 3  | 2    | 1    | 0  |
|    | TRIGGER_MISSED_CNTR(7:0)  |    |                        |    |      |      |    |

| TRIGGER_MISSED_RST | TRIGGER MISSED ReSeT                |  |  |  |
|--------------------|-------------------------------------|--|--|--|
| WO/AutoClr         | This is the trigger missed reset.   |  |  |  |
| Possible Values:   | 0x1 Reset the Trigger counter reset |  |  |  |

| TRIGGER_MISSED_CNTR (15:0) | TRIGGER MISSED Coul         | NTeR  |  |
|----------------------------|-----------------------------|---|--|
| RO                         | This is the number of trigg | his is the number of trigger missed detected. |  |
| Possible Values:           | Any Value                   |   |  |

# **SENSOR\_FPS**

| 31 | 30              | 29 | 28      | 27        | 26 | 25 | 24 |
|----|-----------------|----|---------|-----------|----|----|----|
|    | Reserved        |    |         |           |    |    |    |
| 23 | 22              | 21 | 20      | 19        | 18 | 17 | 16 |
|    |                 |    | Rese    | erved     |    |    |    |
| 15 | 14              | 13 | 12      | 11        | 10 | 9  | 8  |
|    |                 |    | SENSOR_ | FPS(15:8) |    |    |    |
| 7  | 6               | 5  | 4       | 3         | 2  | 1  | 0  |
|    | SENSOR_FPS(7:0) |    |         |           |    |    |    |

| SENSOR_FPS (15:0) | SENSOR Frame Per Second   |
|-------------------|---|
|                   | This is the number of frames received in 1 second interval. This register can count up to 64k frame/s. This counter counts on SO_FOT event. |

# **SENSOR\_FPS2**

| 31 | 30              | 29   | 28      | 27        | 26       | 25         | 24 |
|----|-----------------|------|---------|-----------|----------|------------|----|
|    | Reserved        |      |         |           |          |            |    |
| 23 | 22              | 21   | 20      | 19        | 18       | 17         | 16 |
|    | Rese            | rved |         |           | SENSOR_I | FPS(19:16) |    |
| 15 | 14              | 13   | 12      | 11        | 10       | 9          | 8  |
|    |                 |      | SENSOR_ | FPS(15:8) |          |            |    |
| 7  | 6               | 5    | 4       | 3         | 2        | 1          | 0  |
|    | SENSOR_FPS(7:0) |      |         |           |          |            |    |

| SENSOR_FPS (19:0) | SENSOR Frame Per Second   |
|-------------------|---|
|                   | This is the number of frames received in 10 second interval. This register can count up to 1.049 million frames. This counter counts on SO_FOT event. |

# **DEBUG**

| 31 | 30       | 29       | 28                 | 27   | 26         | 25         | 24       |
|----|----------|----------|--------------------|------|------------|------------|----------|
|    | Reserved |          | DEBUG_RST<br>_CNTR |      | Rese       | rved       |          |
| 23 | 22       | 21       | 20                 | 19   | 18         | 17         | 16       |
|    |          |          | Rese               | rved |            |            |          |
| 15 | 14       | 13       | 12                 | 11   | 10         | 9          | 8        |
|    |          |          | Rese               | rved |            |            |          |
| 7  | 6        | 5        | 4                  | 3    | 2          | 1          | 0        |
|    |          | Reserved |                    |      | LED_TEST_0 | COLOR(1:0) | LED_TEST |

| DEBUG_RST_CNTR   |                          |                |
|------------------|--------------------------|----------------|
| RW               | This register clears the | e debug cntrs  |
| Value at Reset:  | 0x1                      |                |
| Possible Values: | 0x0                      |                |
|                  | 0x1                      | Reset counters |

| LED_TEST_COLOR (1:0) |     |                   |
|----------------------|-----|-------------------|
| RW                   |     |                   |
| Value at Reset:      | 0x0 |                   |
| Possible Values:     | 0x0 | The LED is OFF    |
|                      | 0x1 | The LED is GREEN  |
|                      | 0x2 | The LED is RED    |
|                      | 0x3 | The LED is ORANGE |

| LED_TEST         |   |                          |  |
|------------------|---|--------------------------|--|
| RW               | This register will put the LED status in test mode. The test mode is controlled by LED_TEST_COLOR |                          |  |
| Value at Reset:  | 0x0   |                          |  |
| Possible Values: | 0x0   | The LED is in user mode. |  |
|                  | 0x1   | The LED is in test mode. |  |

# **DEBUG\_CNTR1**

| 31 | 30                         | 29  | 28          | 27                           | 26    | 25 | 24 |  |
|----|----------------------------|-----|-------------|------------------------------|-------|----|----|--|
|    | Reserved                   |     |             | SENSOR_FRAME_DURATION(27:24) |       |    |    |  |
| 23 | 22                         | 21  | 20          | 19                           | 18    | 17 | 16 |  |
|    |                            | SEN | SOR_FRAME_  | DURATION(23                  | 3:16) |    |    |  |
| 15 | 14                         | 13  | 12          | 11                           | 10    | 9  | 8  |  |
|    |                            | SE  | NSOR_FRAME_ | DURATION(1                   | 5:8)  |    |    |  |
| 7  | 6                          | 5   | 4           | 3                            | 2     | 1  | 0  |  |
|    | SENSOR_FRAME_DURATION(7:0) |     |             |                              |       |    |    |  |

| SENSOR_FRAME_DURATI<br>ON (27:0) |  |   |  |  |  |  |
|----------------------------------|--|---|--|--|--|--|
|                                  | up to 4.29 seconds. It can profiler heads. |   |  |  |  |  |
|                                  | This feature is enabled by                 | setting register regfile.ACQ.DEBUG.DEBUG_RST_CNTR to 0. |  |  |  |  |
| Possible Values:                 | Any Value                                  | Any 28 bits value                                       |  |  |  |  |

# **DEBUG\_CNTR2**

| 31 | 30            | 29 | 28     | 27        | 26 | 25 | 24 |
|----|---------------|----|--------|-----------|----|----|----|
|    |               |    | EOF_CN | ΓR(31:24) |    |    |    |
| 23 | 22            | 21 | 20     | 19        | 18 | 17 | 16 |
|    |               |    | EOF_CN | ΓR(23:16) |    |    |    |
| 15 | 14            | 13 | 12     | 11        | 10 | 9  | 8  |
|    |               |    | EOF_CN | TR(15:8)  |    |    |    |
| 7  | 6             | 5  | 4      | 3         | 2  | 1  | 0  |
|    | EOF_CNTR(7:0) |    |        |           |    |    |    |

| EOF_CNTR (31:0) |  |
|-----------------|--|
|                 | This is the EOF CNTR. This feature is enabled by setting register regfile.ACQ.DEBUG.DEBUG RST CNTR to 0. |

# **DEBUG\_CNTR3**

| 31                   | 30                   | 29 | 28 | 27 | 26 | 25 | 24 |  |  |
|----------------------|----------------------|----|----|----|----|----|----|--|--|
| TRIG_INT_CNTR(31:24) |                      |    |    |    |    |    |    |  |  |
| 23                   | 22                   | 21 | 20 | 19 | 18 | 17 | 16 |  |  |
|                      | TRIG_INT_CNTR(23:16) |    |    |    |    |    |    |  |  |
| 15                   | 14                   | 13 | 12 | 11 | 10 | 9  | 8  |  |  |
|                      | TRIG_INT_CNTR(15:8)  |    |    |    |    |    |    |  |  |
| 7                    | 6                    | 5  | 4  | 3  | 2  | 1  | 0  |  |  |
|                      | TRIG_INT_CNTR(7:0)   |    |    |    |    |    |    |  |  |

| TRIG_INT_CNTR (31:0) |   |
|----------------------|---|
| RO                   | This is the TRIG_INT CNTR. This feature is enabled by setting register regfile.ACQ.DEBUG.DEBUG RST CNTR to 0. |

# EXP\_FOT

| 31 | 30                 | 29 | 28 | 27 | 26 | 25 | 24 |  |  |  |
|----|--------------------|----|----|----|----|----|----|--|--|--|
|    | Reserved           |    |    |    |    |    |    |  |  |  |
| 23 | 22                 | 21 | 20 | 19 | 18 | 17 | 16 |  |  |  |
|    | Reserved           |    |    |    |    |    |    |  |  |  |
| 15 | 14                 | 13 | 12 | 11 | 10 | 9  | 8  |  |  |  |
|    | EXP_FOT_TIME(15:8) |    |    |    |    |    |    |  |  |  |
| 7  | 6                  | 5  | 4  | 3  | 2  | 1  | 0  |  |  |  |
|    | EXP_FOT_TIME(7:0)  |    |    |    |    |    |    |  |  |  |

| EXP_FOT          | EXPosure during FOT   | EXPosure during FOT |  |  |  |  |
|------------------|---|---------------------|--|--|--|--|
| RW               | When set to '1' this register, the output exposure and strobe signals will take into account the exposure in the FOT of the frame. This timing must be programmed in register EXP_FOT_TIME.  This timing must be calculated from the OnSemi setting files . |                     |  |  |  |  |
| Value at Reset:  | 0x1   |                     |  |  |  |  |
| Possible Values: | 0x0 Disable exposure during FOT in output exposure signal and Strobe  |                     |  |  |  |  |
|                  | 0x1 Enable exposure during FOT in output exposure signal and Strobe   |                     |  |  |  |  |

| EXP_FOT_TIME (15:0) | EXPosure during FOT TIME   |  |  |  |  |
|---------------------|--|--|--|--|--|
|                     | This is the time of the exposure during the FOT. This timing must be calculated from the OnSemi setting files. |  |  |  |  |
| Value at Reset:     | 0x9ee  |  |  |  |  |

# ACQ\_SFNC

| 31 | 30       | 29 | 28 | 27 | 26 | 25 | 24 |  |  |  |
|----|----------|----|----|----|----|----|----|--|--|--|
|    | Reserved |    |    |    |    |    |    |  |  |  |
| 23 | 22       | 21 | 20 | 19 | 18 | 17 | 16 |  |  |  |
|    | Reserved |    |    |    |    |    |    |  |  |  |
| 15 | 14       | 13 | 12 | 11 | 10 | 9  | 8  |  |  |  |
|    | Reserved |    |    |    |    |    |    |  |  |  |
| 7  | 6        | 5  | 4  | 3  | 2  | 1  | 0  |  |  |  |
|    | Reserved |    |    |    |    |    |    |  |  |  |

| RELOAD_GRAB_PARAMS RW | This register is not used for the moment. It may be used in the future to reload the expositime |  |  |  |
|-----------------------|---|--|--|--|
| Value at Reset:       | 0x1   |  |  |  |
| Possible Values:      | 0x0   |  |  |  |
|                       | 0x1   |  |  |  |

# TIMER\_CTRL

| 31 | 30       | 29 | 28        | 27   | 26       | 25 | 24             |  |  |
|----|----------|----|-----------|------|----------|----|----------------|--|--|
|    | Reserved |    |           |      |          |    |                |  |  |
| 23 | 22       | 21 | 20        | 19   | 18       | 17 | 16             |  |  |
|    |          |    | Rese      | rved |          |    |                |  |  |
| 15 | 14       | 13 | 12        | 11   | 10       | 9  | 8              |  |  |
|    | Reserved |    |           |      |          |    |                |  |  |
| 7  | 6        | 5  | 4         | 3    | 2        | 1  | 0              |  |  |
|    | Reserved |    | TIMERSTOP |      | Reserved |    | TIMERSTAR<br>T |  |  |

| ADAPTATIVE       |                      |  |  |  |  |  |  |
|------------------|----------------------|--|--|--|--|--|--|
| RW               | not generate trigger | When this field is set to 1, the timer will adapt the trigger to the trigger_rdy of the controller to not generate trigger missed. When the timer is programmed too fast and the ADAPTATIVE field is set to 0, trigger missed will be generated. |  |  |  |  |  |
| Value at Reset:  | 0x1                  | 0x1  |  |  |  |  |  |
| Possible Values: | 0x0                  | 0x0 Non adaptative   |  |  |  |  |  |
|                  | 0x1                  | 0x1 Adaptative to trigger_rdy  |  |  |  |  |  |

| TIMERSTOP  |  |
|------------|--|
| WO/AutoClr | This field stops the internal programmable Timer Trigger |

| TIMERSTART |  |
|------------|--|
| WO/AutoClr | This field starts the internal programmable Timer Trigger. |

# **TIMER\_DELAY**

| 31           | 30          | 29 | 28 | 27 | 26 | 25 | 24 |  |  |
|--------------|-------------|----|----|----|----|----|----|--|--|
| VALUE(31:24) |             |    |    |    |    |    |    |  |  |
| 23           | 22          | 21 | 20 | 19 | 18 | 17 | 16 |  |  |
| VALUE(23:16) |             |    |    |    |    |    |    |  |  |
| 15           | 14          | 13 | 12 | 11 | 10 | 9  | 8  |  |  |
|              | VALUE(15:8) |    |    |    |    |    |    |  |  |
| 7            | 6           | 5  | 4  | 3  | 2  | 1  | 0  |  |  |
|              | VALUE(7:0)  |    |    |    |    |    |    |  |  |

| VALUE (31:0)    |  |
|-----------------|--|
| RW              | This register sets the delay for the first trigger generated when the timer is used. |
|                 | This register is double buffered with TimerStart register.                           |
| Value at Reset: | 0x0  |

## **TIMER\_DURATION**

| 31 | 30           | 29 | 28 | 27 | 26 | 25 | 24 |
|----|--------------|----|----|----|----|----|----|
|    | VALUE(31:24) |    |    |    |    |    |    |
| 23 | 22           | 21 | 20 | 19 | 18 | 17 | 16 |
|    | VALUE(23:16) |    |    |    |    |    |    |
| 15 | 14           | 13 | 12 | 11 | 10 | 9  | 8  |
|    | VALUE(15:8)  |    |    |    |    |    |    |
| 7  | 6            | 5  | 4  | 3  | 2  | 1  | 0  |
|    | VALUE(7:0)   |    |    |    |    |    |    |

| VALUE (31:0)    |   |
|-----------------|---|
| RW              | This register sets the timer duration. When the counter reaches the value programmed in this register the counter will be reseted to 0. The trigger will be generated when the counter reaches value 0x1.  This register is double buffered with TIMERSTART register. |
| Value at Reset: | 0x0   |

Address Range: [0x400 - 0x454]

## **CTRL**

| 31 | 30       | 29 | 28       | 27         | 26    | 25      | 24         |
|----|----------|----|----------|------------|-------|---------|------------|
|    | Reserved |    |          |            |       |         |            |
| 23 | 22       | 21 | 20       | 19         | 18    | 17      | 16         |
|    | Reserved |    |          |            |       |         |            |
| 15 | 14       | 13 | 12       | 11         | 10    | 9       | 8          |
|    | Reserved |    |          |            |       |         |            |
| 7  | 6        | 5  | 4        | 3          | 2     | 1       | 0          |
|    |          |    |          | SW_CLR_HIS |       |         | ENABLE_HIS |
|    |          |    | ELAYCTRL | PI         | ERDES | TA_PATH | PI         |

| SW_CLR_IDELAYCTRL | Reset the Xilinx macro I | DELAYCTRL        |
|-------------------|--------------------------|------------------|
| RW                |                          |                  |
| Value at Reset:   | 0x1                      |                  |
| Possible Values:  | 0x0                      | No effect        |
|                   | 0x1                      | Reset IDELAYCTRL |

| SW_CLR_HISPI    |     |
|-----------------|-----|
| RW              |     |
| Value at Reset: | 0x0 |

| SW_CALIB_SERDES  | Initiate the SERDES TAI | P calibrartion           |
|------------------|-------------------------|--------------------------|
| WO/AutoClr       |                         |                          |
| Possible Values: | 0x0                     | No effect                |
|                  | 0x1                     | Initiate the calibration |

| ENABLE_DATA_PATH |  |
|------------------|--|
|                  | When setting this field to 1, the HISPI module will send the images received to the fpga data pipeline. This field is used to mask images. This field can be changed when no acquisition is in IDLE state. |
| Value at Reset:  | 0x0  |

| ENABLE_HISPI    |     |
|-----------------|-----|
| RW              |     |
| Value at Reset: | 0x0 |

| 31 | 30       | 29    | 28   | 27                           | 26         | 25                    | 24                   |
|----|----------|-------|------|------------------------------|------------|-----------------------|----------------------|
|    | FSM      | (3:0) |      |                              | Rese       | rved                  |                      |
| 23 | 22       | 21    | 20   | 19                           | 18         | 17                    | 16                   |
|    |          |       | Rese | erved                        |            |                       |                      |
| 15 | 14       | 13    | 12   | 11                           | 10         | 9                     | 8                    |
|    | Reserved |       |      |                              |            |                       |                      |
| 7  | 6        | 5     | 4    | 3                            | 2          | 1                     | 0                    |
|    | Reserved |       |      | PHY_BIT_LO<br>CKED_ERRO<br>R | FIFO_ERROR | CALIBRATIO<br>N_ERROR | CALIBRATIO<br>N_DONE |

| FSM (3:0)        | HISPI finite state machine status |                           |  |
|------------------|-----------------------------------|---------------------------|--|
| RO               |                                   |                           |  |
| Possible Values: | 0x0                               | S_DISABLED                |  |
|                  | 0x1                               | S_IDLE                    |  |
|                  | 0x2                               | S_RESET_PHY               |  |
|                  | 0x3                               | S_INIT                    |  |
|                  | 0x4                               | S_START_CALIBRATION       |  |
|                  | 0x5                               | S_CALIBRATE               |  |
|                  | 0x6                               | S_PACK                    |  |
|                  | 0x7                               | S_FLUSH_PACKER            |  |
|                  | 0x8                               | S_SOF                     |  |
|                  | 0x9                               | S_EOF                     |  |
|                  | 0xA                               | S_SOL                     |  |
|                  | 0xB                               | S_EOL                     |  |
|                  | 0xC                               | Reserved                  |  |
|                  | 0xD                               | Reserved                  |  |
|                  | 0xE                               | FSM error (Unknown state) |  |
|                  | 0xF                               | S_DONE                    |  |

| CRC_ERROR        | Lane CRC error |                           |
|------------------|----------------|---------------------------|
| RO               |                |                           |
| Possible Values: | 0x0            | No lane CRC error occured |
|                  | 0x1            | Lane CRC error occured    |

| PHY_BIT_LOCKED_ERRO<br>R |  |
|--------------------------|--|
| RO                       |  |

| FIFO_ERROR       | Calibration active |                       |  |  |  |
|------------------|--------------------|-----------------------|--|--|--|
| RO               |                    |                       |  |  |  |
| Possible Values: | 0x0                | No FiFo error occured |  |  |  |
|                  | 0x1                | FiFo error occured    |  |  |  |

| CALIBRATION_ERROR | Calibration error |                             |  |  |  |
|-------------------|-------------------|-----------------------------|--|--|--|
| RO                |                   |                             |  |  |  |
| Possible Values:  | 0x0               | No calibration error        |  |  |  |
|                   | 0x1               | A calibration error occured |  |  |  |

| CALIBRATION_DONE | Calibration sequence cor | Calibration sequence completed                   |  |  |  |  |  |
|------------------|--------------------------|--|--|--|--|--|--|
| RO               |                          |  |  |  |  |  |  |
| Possible Values: | 0x0                      | Calibration sequence not completed               |  |  |  |  |  |
|                  | 0x1                      | Last calibration sequence completed successfully |  |  |  |  |  |

76

## **IDELAYCTRL\_STATUS**

| 31 | 30       | 29 | 28 | 27 | 26 | 25 | 24 |  |  |
|----|----------|----|----|----|----|----|----|--|--|
|    | Reserved |    |    |    |    |    |    |  |  |
| 23 | 22       | 21 | 20 | 19 | 18 | 17 | 16 |  |  |
|    | Reserved |    |    |    |    |    |    |  |  |
| 15 | 14       | 13 | 12 | 11 | 10 | 9  | 8  |  |  |
|    | Reserved |    |    |    |    |    |    |  |  |
| 7  | 6        | 5  | 4  | 3  | 2  | 1  | 0  |  |  |
|    | Reserved |    |    |    |    |    |    |  |  |
|    |          |    |    |    |    |    | D  |  |  |

| PLL_LOCKED       | IDELAYCTRL PLL lock | DELAYCTRL PLL locked    |  |  |  |
|------------------|---------------------|-------------------------|--|--|--|
| RO               |                     |                         |  |  |  |
| Possible Values: | 0x0                 | IDELAYCTRL PLL unlocked |  |  |  |
|                  | 0x1                 | IDELAYCTRL PLL locked   |  |  |  |

## **IDLE\_CHARACTER**

| 31         | 30                   | 29 | 28 | 27 | 26 | 25 | 24 |  |
|------------|----------------------|----|----|----|----|----|----|--|
| Reserved   |                      |    |    |    |    |    |    |  |
| 23         | 22                   | 21 | 20 | 19 | 18 | 17 | 16 |  |
|            | Reserved             |    |    |    |    |    |    |  |
| 15         | 14                   | 13 | 12 | 11 | 10 | 9  | 8  |  |
|            | Reserved VALUE(11:8) |    |    |    |    |    |    |  |
| 7          | 6                    | 5  | 4  | 3  | 2  | 1  | 0  |  |
| VALUE(7:0) |                      |    |    |    |    |    |    |  |

| VALUE (11:0)     |           |  |
|------------------|-----------|--|
| RW               |           |  |
| Value at Reset:  | 0x3A6     |  |
| Possible Values: | Any Value |  |

| 31 | 30                  | 29 | 28 | 27 | 26 | 25           | 24          |
|----|---------------------|----|----|----|----|--------------|-------------|
|    | Reserved            |    |    |    |    | PIXEL_PER    | R_LANE(9:8) |
| 23 | 22                  | 21 | 20 | 19 | 18 | 17           | 16          |
|    | PIXEL_PER_LANE(7:0) |    |    |    |    |              |             |
| 15 | 14                  | 13 | 12 | 11 | 10 | 9            | 8           |
|    | Reserved            |    |    |    |    | MUX_RATIO(2: | 0)          |
| 7  | 6                   | 5  | 4  | 3  | 2  | 1            | 0           |
|    | Reserved            |    |    |    |    | NB_LANES(2:0 | ))          |

| PIXEL_PER_LANE (9:0) | Number of pixels per lanes |  |  |  |
|----------------------|----------------------------|--|--|--|
| RW                   |                            |  |  |  |
| Value at Reset:      | 0xAE                       |  |  |  |
| Possible Values:     | Any Value                  |  |  |  |

| MUX_RATIO (2:0) |   |
|-----------------|---|
| STATIC          | This is the configuration MUX ratio of the XGS sensor used. For GTX camera the mux ratio is fixed and set to 4. |
| Value at Reset: | 0x4   |

| NB_LANES (2:0)   | Number of physical lane                          | Number of physical lane enabled   |  |  |  |  |
|------------------|--|---|--|--|--|--|
| RW               | In GTX camera configure - Must be set to 4 in XC | This is the physical number of HiSPI lanes available for the XGS sensor used. In GTX camera configuration: - Must be set to 4 in XGS5000, XGS3000, XGS2000 and XGS1300 Must be set to 6 in XGS16M, XGS12M, XGS9.4M and XGS8M XGS1300. |  |  |  |  |
| Value at Reset:  | 0x0  | 0x0   |  |  |  |  |
| Possible Values: | 0x0  | All lanes are disabled  |  |  |  |  |
|                  | 0x4  | 4 lanes enabled   |  |  |  |  |
|                  | 0x6  | 0x6 6 lanes enabled   |  |  |  |  |
|                  | Others   | Reserved (All lanes are disabled)   |  |  |  |  |

## FRAME\_CFG

| 31 | 30                   | 29 | 28 | 27   | 26                    | 25     | 24 |  |  |
|----|----------------------|----|----|------|-----------------------|--------|----|--|--|
|    | Reserved             |    |    |      | LINES_PER_FRAME(11:8) |        |    |  |  |
| 23 | 22                   | 21 | 20 | 19   | 18                    | 17     | 16 |  |  |
|    | LINES_PER_FRAME(7:0) |    |    |      |                       |        |    |  |  |
| 15 | 14                   | 13 | 12 | 11   | 10                    | 9      | 8  |  |  |
|    | Reserved             |    |    | PIXI | ELS_PER_LINE(         | (12:8) |    |  |  |
| 7  | 6                    | 5  | 4  | 3    | 2                     | 1      | 0  |  |  |
|    | PIXELS PER LINE(7:0) |    |    |      |                       |        |    |  |  |

| LINES_PER_FRAME (11:0) |  |
|------------------------|--|
|                        | This is the total number of lines in a frame including dummy, BL, Interpolation and valid pixels. Reset value is 3102 (XGS12M). The value may change depending on the Black Lines(BL) programmed in the M-LINES section of the frame.  Reset value is 3102 (0xc1e, XGS12M) |
| Value at Reset:        | 0xc1e  |

| PIXELS_PER_LINE (12:0) |  |
|------------------------|--|
| RW                     | This is the total number of pixel in a line, including dummy, BL, Interpolation and valid pixels. Reset value is 4176 (0x1050, XGS12M) |
| Value at Reset:        | 0x1050   |

## FRAME\_CFG\_X\_VALID

| 31 | 30           | 29 | 28    | 27     | 26            | 25 | 24 |
|----|--------------|----|-------|--------|---------------|----|----|
|    | Reserved     |    |       |        | X_END(12:8)   |    |    |
| 23 | 22           | 21 | 20    | 19     | 18            | 17 | 16 |
|    |              |    | X_ENI | D(7:0) |               |    |    |
| 15 | 14           | 13 | 12    | 11     | 10            | 9  | 8  |
|    | Reserved     |    |       |        | X_START(12:8) |    |    |
| 7  | 6            | 5  | 4     | 3      | 2             | 1  | 0  |
|    | X_START(7:0) |    |       |        |               |    |    |

| X_END (12:0)    |   |
|-----------------|---|
|                 | This register defines the position of the last horizontal valid pixel (including initials dummy pixels, black reference pixels and interpolation pixels). The location of the last X valid pixel differs between XGS family members and configurations. The dcf will load the location of the X end. It is defined as 1-based number  For XGS12000, in a monochrome sensor the x end is 4132 (0x1024). For XGS12000, in a color sensor the x end is 4136 (0x1028). (For BAYER correction) |
| Value at Reset: | 0x1023  |

| X_START (12:0)  |   |
|-----------------|---|
| RW              | This register defines the position of the first horizontal valid pixel (including dummy pixels, black reference pixels and interpolation pixels). The location of the first X valid pixel differs between XGS family members and configurations. The dcf will load the location of the X start. It is defined as 1-based number |
|                 | For XGS12000, in a monochrome sensor the x start is 36 (0x24). For XGS12000, in a color sensor the x start is 32 (0x22). (For BAYER correction)   |
| Value at Reset: | 0x24  |

## LANE\_DECODER\_STATUS

(5:0)

Address: section "HISPI" base address + 0x024 + (index \* 0x4)

| 31        | 30                         | 29                           | 28   | 27    | 26       | 25               | 24                               |
|-----------|----------------------------|------------------------------|------|-------|----------|------------------|----------------------------------|
|           | Reserved                   |                              |      |       |          |                  |                                  |
| 23        | 22                         | 21                           | 20   | 19    | 18       | 17               | 16                               |
|           |                            |                              | Rese | erved |          |                  |                                  |
| 15        | 14                         | 13                           | 12   | 11    | 10       | 9                | 8                                |
| CRC_ERROR | PHY_SYNC_<br>ERROR         | PHY_BIT_LO<br>CKED_ERRO<br>R |      |       | Reserved |                  | CALIBRATIO<br>N_TAP_VAL<br>UE(4) |
| 7         | 6                          | 5                            | 4    | 3     | 2        | 1                | 0                                |
| CA        | CALIBRATION_TAP_VALUE(3:0) |                              |      |       |          | FIFO_OVERR<br>UN |                                  |

| CRC_ERROR        | CRC Error |                      |
|------------------|-----------|----------------------|
| RW2C             |           |                      |
| Value at Reset:  | 0x0       |                      |
| Possible Values: | 0x0       | CRC no error occured |
|                  | 0x1       | CRC error occured    |

| PHY_SYNC_ERROR   |     |                               |
|------------------|-----|-------------------------------|
| RW2C             |     |                               |
| Value at Reset:  | 0x0 |                               |
| Possible Values: | 0x0 | Pixel bit boundaries unlocked |
|                  | 0x1 | Pixel bit boundaries locked   |

| PHY_BIT_LOCKED_ERRO |     |                               |
|---------------------|-----|-------------------------------|
| RW2C                |     |                               |
| Value at Reset:     | 0x0 |                               |
| Possible Values:    | 0x0 | Pixel bit boundaries unlocked |
|                     | 0x1 | Pixel bit boundaries locked   |

| PHY_BIT_LOCKED   |     |                               |
|------------------|-----|-------------------------------|
| RO               |     |                               |
| Possible Values: | 0x0 | Pixel bit boundaries unlocked |
|                  | 0x1 | Pixel bit boundaries locked   |

| CALIBRATION_TAP_VALU E (4:0) |  |
|------------------------------|--|
| RO                           |  |

| CALIBRATION_ERROR |     |
|-------------------|-----|
| RW2C              |     |
| Value at Reset:   | 0x0 |
|                   |     |
|                   |     |
| CALIBRATION_DONE  |     |
| RO                |     |
| FIFO_UNDERRUN     |     |
|                   |     |
| RW2C              |     |
| Value at Reset:   | 0x0 |
|                   |     |
|                   |     |
| FIFO_OVERRUN      |     |
| RW2C              |     |
| Value at Reset:   | 0v0 |

## TAP\_HISTOGRAM (5:0)

Address: section "HISPI" base address + 0x03C + (index \* 0x4)

| 31 | 30 | 29 | 28    | 27       | 26 | 25 | 24 |
|----|----|----|-------|----------|----|----|----|
|    |    |    | VALUE | E(31:24) |    |    |    |
| 23 | 22 | 21 | 20    | 19       | 18 | 17 | 16 |
|    |    |    | VALUE | E(23:16) |    |    |    |
| 15 | 14 | 13 | 12    | 11       | 10 | 9  | 8  |
|    |    |    | VALU  | E(15:8)  |    |    |    |
| 7  | 6  | 5  | 4     | 3        | 2  | 1  | 0  |
|    |    |    | VALU  | JE(7:0)  |    |    |    |

| VALUE (31:0) |  |
|--------------|--|
| RO           |  |

## **DEBUG**

| 31                   | 30            | 29              | 28            | 27          | 26                     | 25                   | 24         |
|----------------------|---------------|-----------------|---------------|-------------|------------------------|----------------------|------------|
| MANUAL_C L           | OAD_TAPS      | 2)              |               | AP_LANE_5(4 |                        |                      | TAP_LANE_4 |
| ALIB_EN              | 22            | 21              | 20            | 10          | 10                     | 17                   | (4)        |
| 23                   | 22<br>TAP_LAN | 21<br>NE 4(3:0) | 20            | 19          | 18 TAP_LAN             | 17<br>F 3(4:1)       | 16         |
| 15                   | 14 14         | 13              | 12            | 11          | 10                     | <u>6_3(4.1)</u><br>9 | 8          |
| TAP_LANE_3           | 11            | •               | ΓAP_LANE_2(4: |             | 10                     |                      | ANE_1(4:3) |
| (0)                  |               |                 | ·             | •           |                        |                      |            |
| 7                    | 6             | 5               | 4             | 3           | 2                      | 1                    | 0          |
| TAI                  | P_LANE_1(2:   | 0)              |               | 1           | <u> AP_LANE_0(4:0)</u> | )                    |            |
| MANUAL_CAL           | IR FN         |                 |               |             |                        |                      |            |
| RW                   | ID_LIV        |                 |               |             |                        |                      |            |
| Value at Reset:      |               | 0x0             |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
| LOAD_TAPS            |               |                 |               |             |                        |                      |            |
| WO/AutoClr           |               |                 |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
| <b>TAB TABLE 5</b> ( | 4.0\          |                 |               |             |                        |                      |            |
| TAP_LANE_5 (4        | <b>1:</b> 0)  |                 |               |             |                        |                      |            |
| Value at Reset:      |               | 0x0             |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
| TAP_LANE_4 (4        | <b>1:0</b> )  |                 |               |             |                        |                      |            |
| RW                   |               |                 |               |             |                        |                      |            |
| Value at Reset:      |               | 0x0             |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
| TAP_LANE_3 (4        | 1.0)          |                 |               |             |                        |                      |            |
| RW                   | r.U)          |                 |               |             |                        |                      |            |
| Value at Reset:      |               | 0x0             |               |             |                        |                      |            |
|                      |               | '               |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
| TAP_LANE_2 (4        | <b>1:0</b> )  |                 |               |             |                        |                      |            |
| RW                   |               |                 |               |             |                        |                      |            |
| Value at Reset:      |               | 0x0             |               |             |                        |                      |            |
|                      |               |                 |               |             |                        |                      |            |
| TAP_LANE_1 (4        | 1.0)          |                 |               |             |                        |                      |            |
| RW                   | r.U <i>)</i>  |                 |               |             |                        |                      |            |
| Value at Reset:      |               | 0x0             |               |             |                        |                      |            |
|                      |               | •               |               |             |                        |                      |            |

| TAP_LANE_0 (4:0) |     |
|------------------|-----|
| RW               |     |
| Value at Reset:  | 0x0 |

# **Section: DPC**

Address Range: [0x480 - 0x498]

## **DPC\_CAPABILITIES**

| 31       | 30                   | 29   | 28 | 27 | 26          | 25          | 24 |
|----------|----------------------|------|----|----|-------------|-------------|----|
|          | Rese                 | rved |    |    | DPC_LIST_LI | ENGTH(11:8) |    |
| 23       | 22                   | 21   | 20 | 19 | 18          | 17          | 16 |
|          | DPC_LIST_LENGTH(7:0) |      |    |    |             |             |    |
| 15       | 14                   | 13   | 12 | 11 | 10          | 9           | 8  |
|          | Reserved             |      |    |    |             |             |    |
| 7        | 6                    | 5    | 4  | 3  | 2           | 1           | 0  |
| Reserved |                      |      |    |    | DPC_VI      | ER(3:0)     |    |

| DPC_LIST_LENGTH (11:0) |  |
|------------------------|--|
|                        | This register defines the maximum number of pixels that can be corrected by the DPC module. (ONE-based). This register is calculated with formula: (2^DPC_CORR_PIXELS_DEPTH)-1, where DPC_CORR_PIXELS_DEPTH is a generic to the DPC module. For GTX value is 511 |

| DPC_VER (3:0)    |                                       |   |  |  |
|------------------|---------------------------------------|---|--|--|
| RO               | Implemented version of the DPC module |   |  |  |
| Possible Values: | 0x0                                   | Initial monochrone correction only, 2 lines buffered. |  |  |

## DPC\_LIST\_CTRL

| 31                    | 30                  | 29             | 28                         | 27 | 26          | 25         | 24 |
|-----------------------|---------------------|----------------|----------------------------|----|-------------|------------|----|
| dpc_highlight_<br>all | Reserved            | dpc_fifo_reset | dpc_firstlast_li<br>ne_rem |    | dpc_list_co | ount(11:8) |    |
| 23                    | 22                  | 21             | 20                         | 19 | 18          | 17         | 16 |
|                       | dpc_list_count(7:0) |                |                            |    |             |            |    |
| 15                    | 14                  | 13             | 12                         | 11 | 10          | 9          | 8  |
| dpc_pattern0_ cfg     | dpc_enable          | dpc_list_WRn   | dpc_list_ss                |    | dpc_list_a  | dd(11:8)   |    |
| 7                     | 6                   | 5              | 4                          | 3  | 2           | 1          | 0  |
|                       | dpc_list_add(7:0)   |                |                            |    |             |            |    |

| dpc_highlight_all |   |
|-------------------|---|
| RW                | When set this bit to 1, all dead pixels in the list will be set to white. |
| Value at Reset:   | 0x0   |

| dpc_fifo_reset   |                         |   |  |  |  |
|------------------|-------------------------|---|--|--|--|
| RW               |                         | Write '1' then '0' to field dpcL_FIFO_RST to reset overrun/underrun flags of the line buffers and reset the Fifo logic. |  |  |  |
|                  | The DPC dual            | The DPC dual port ram is not SW reset.  |  |  |  |
|                  | The fifo in each        | The fifo in each processing DPC unit is HW reset at each SOF.   |  |  |  |
| Value at Reset:  | 0x0                     | 0x0   |  |  |  |
| Possible Values: | 0x0                     | Fifo in normal operation  |  |  |  |
|                  | Ox1 Fifo in reset State |   |  |  |  |

| dpc_firstlast_line_rem |  |  |  |  |  |
|------------------------|--|--|--|--|--|
| RW                     | When this register is set to 1, the DPC macro will remove the first and last line of the image corrected.  This can be usefull if we want to correct the 4 pixels in the corners of the image. The SW can program two more lines in the frame so the DPC macro can have enough pixels to correct the 4 pixel coners. |  |  |  |  |
| Value at Reset:        | 0x0  |  |  |  |  |
| Possible Values:       | 0x0 Do not remove any lines of the image received  |  |  |  |  |
|                        | 0x1 Remove first and last line of the image received   |  |  |  |  |

| dpc_list_count (11:0) |   |  |  |  |  |  |
|-----------------------|---|--|--|--|--|--|
| RW                    | to correct the image<br>to (2^DPC_CORR_ | This is the number of entries in the DPC list. The driver need to set the dcp_list_count in orde to correct the image. The value 0 is allowed and when set to 0 no pixel will be corrected. Up to (2^DPC_CORR_PIXELS_DEPTH)-1 pixels can be corrected.  In GTX_DPC_CORR_PIXELS_DEPTH is set to 9, up to 511 pixels may be corrected. |  |  |  |  |
| Value at Reset:       | 0x0                                     |  |  |  |  |  |
| Possible Values:      | Any Value                               | Any Value 0 to 2^DPC CORR PIXELS DEPTH   |  |  |  |  |

| dpc_pattern0_cfg   |     |  |  |  |  |  |
|--|-----|--|--|--|--|--|
| This field configures the behabieur of the correction pattern 0x0. If this field is set to 0 the current pixel will not be corrected. If this field is set to 0x1 then the current pixel verified by the value 0x3ff (white pixel) |     |  |  |  |  |  |
| Value at Reset:  | 0x0 | 0x0  |  |  |  |  |
| Possible Values:   | 0x0 | Do not correct current pixel                       |  |  |  |  |
|  | 0x1 | 0x1 Replace current pixel by a white pixel (0x3ff) |  |  |  |  |

| dpc_enable       |   |                           |  |  |  |  |
|------------------|---|---------------------------|--|--|--|--|
| RW               | Dead Pixel Correction core Enable, when this field is set to 1, the DPC logic will correct all the dead pixels that are listed in the DPC list.  The grab must be idle when changing this register. |                           |  |  |  |  |
| Value at Reset:  | 0x0   | 0x0                       |  |  |  |  |
| Possible Values: | 0x0   | 0x0 DPC logic is bypassed |  |  |  |  |
|                  | 0x1   | DPC logic is enabled      |  |  |  |  |

| dpc_list_WRn     |                |  |  |  |  |  |
|------------------|----------------|--|--|--|--|--|
| RW               | with the dpc_l | This is the Write/ReadN flag. To write to the DPC list set this bit to 1 and start the transaction with the dpc_list_ss field. To read from the DPC list set this bit to 0 and start the transaction with the dpc_list_ss field. |  |  |  |  |
| Value at Reset:  | 0x0            |  |  |  |  |  |
| Possible Values: | 0x0            | Read list operation  |  |  |  |  |
|                  | 0x1            | Write list operation   |  |  |  |  |

| dpc_list_ss<br>WO/AutoClr |                  | C snapshot. In order to start a write or read transaction the snapsot needs to be |  |  |  |  |
|---------------------------|------------------|---|--|--|--|--|
|                           | writen to 'l'. T | writen to '1'. This bit is a auto clear regsiter.                                 |  |  |  |  |
| Possible Values:          | 0x0              | 0x0 Do nothing  |  |  |  |  |
|                           | 0x1              | Start the READ/WRITE transaction  |  |  |  |  |

| dpc_list_add (11:0) |   |  |  |  |  |  |  |
|---------------------|---|--|--|--|--|--|--|
| RW                  | This is the address of the DPC list to be access by the read/write operation. Pixel 0 to correct is located at address 0x000. In GTX_DPC_CORR_PIXELS_DEPTH is set to 9, up to 511 pixels may be corrected. Since the dpc_list_count field is also 9 bit wide, address 0 to 0x1fe of the list can be used.  Address 0x1ff cannot be used. This DPC location will not be corrected. |  |  |  |  |  |  |
| Value at Reset:     | 0x0   |  |  |  |  |  |  |
| Possible Values:    | Valid DPC adress  |  |  |  |  |  |  |

## DPC\_LIST\_STAT

| 31            | 30             | 29 | 28       | 27 | 26 | 25 | 24 |  |
|---------------|----------------|----|----------|----|----|----|----|--|
| dpc_fifo_unde | dpc_fifo_overr |    | Reserved |    |    |    |    |  |
| rrun          | un             |    |          |    |    |    |    |  |
| 23            | 22             | 21 | 20       | 19 | 18 | 17 | 16 |  |
|               | Reserved       |    |          |    |    |    |    |  |
| 15            | 14             | 13 | 12       | 11 | 10 | 9  | 8  |  |
|               | Reserved       |    |          |    |    |    |    |  |
| 7             | 6              | 5  | 4        | 3  | 2  | 1  | 0  |  |
| Reserved      |                |    |          |    |    |    |    |  |

| dpc_fifo_underrun |   |                   |  |  |  |
|-------------------|---|-------------------|--|--|--|
|                   | This is the fifo underrun status of the 2 linebuffers in the dpc macro. Write '1' then '0' to field dpc_FIFO_RST to reset this flag and reset the Fifo logic. |                   |  |  |  |
| Possible Values:  | 0x0 Underrun not detected   |                   |  |  |  |
|                   | 0x1   | Underrun detected |  |  |  |

| dpc_fifo_overrun |     |  |
|------------------|-----|--|
| RO               |     | rrun status of the 2 linebuffers in the dpc macro. field dpc_FIFO_RST to reset this flag and reset the Fifo logic. |
| Possible Values: | 0x0 | Overrun not detected   |
|                  | 0x1 | Overrun detected   |

## DPC\_LIST\_DATA1

| 31 | 30                   | 29 | 28          | 27                    | 26                | 25  | 24 |  |
|----|----------------------|----|-------------|-----------------------|-------------------|-----|----|--|
|    | Reserved             |    |             | dpc_list_corr_y(11:8) |                   |     |    |  |
| 23 | 22                   | 21 | 20          | 19                    | 18                | 17  | 16 |  |
|    |                      |    | dpc_list_co | orr_y(7:0)            |                   |     |    |  |
| 15 | 14                   | 13 | 12          | 11                    | 10                | 9   | 8  |  |
|    | Reserved             |    |             | dŗ                    | oc_list_corr_x(12 | :8) |    |  |
| 7  | 6                    | 5  | 4           | 3                     | 2                 | 1   | 0  |  |
|    | dpc_list_corr_x(7:0) |    |             |                       |                   |     |    |  |

| dpc_list_corr_y (11:0) |   |
|------------------------|---|
| RW                     | This is Y location of the pixel to be corrected when executing a write to the DPC list. |
| Value at Reset:        | 0x0   |

| dpc_list_corr_x (12:0) |   |
|------------------------|---|
| RW                     | This is X location of the pixel to be corrected when executing a write to the DPC list. |
| Value at Reset:        | 0x0   |

## DPC\_LIST\_DATA2

| 31 | 30                         | 29 | 28 | 27 | 26 | 25 | 24 |  |
|----|----------------------------|----|----|----|----|----|----|--|
|    | Reserved                   |    |    |    |    |    |    |  |
| 23 | 22                         | 21 | 20 | 19 | 18 | 17 | 16 |  |
|    | Reserved                   |    |    |    |    |    |    |  |
| 15 | 14                         | 13 | 12 | 11 | 10 | 9  | 8  |  |
|    | Reserved                   |    |    |    |    |    |    |  |
| 7  | 6                          | 5  | 4  | 3  | 2  | 1  | 0  |  |
|    | dpc_list_corr_pattern(7:0) |    |    |    |    |    |    |  |

| dpc_list_corr_pattern (7:0) |   |
|-----------------------------|---|
| RW                          | This is pattern of the pixel to be corrected when executing a write to the DPC list.  |
|                             | 2 bit correction: 34, 17, 136, 68<br>4 bit correction: 170, 153, 51, 204, 85, 102<br>6 bit correction: 187,238 (mapped to 170), 119,221 (mapped to 85)<br>8 bit correction: 255<br>Set pixel to 255 (white), debug: 0 |
| Value at Reset:             | 0x0   |

## DPC\_LIST\_DATA1\_RD

| 31 | 30       | 29   | 28          | 27         | 26                | 25          | 24 |
|----|----------|------|-------------|------------|-------------------|-------------|----|
|    | Rese     | rved |             |            | dpc_list_co       | orr_y(11:8) |    |
| 23 | 22       | 21   | 20          | 19         | 18                | 17          | 16 |
|    |          |      | dpc_list_co | orr_y(7:0) |                   |             |    |
| 15 | 14       | 13   | 12          | 11         | 10                | 9           | 8  |
|    | Reserved |      |             | dŗ         | oc_list_corr_x(12 | :8)         |    |
| 7  | 6        | 5    | 4           | 3          | 2                 | 1           | 0  |
|    |          |      | dpc_list_co | orr_x(7:0) |                   |             |    |

| dpc_list_corr_y (11:0) |   |
|------------------------|---|
| RO                     | This is Y location of the pixel to be corrected when executing a write to the DPC list. |

| dpc_list_corr_x (12:0) |   |
|------------------------|---|
| RO                     | This is X location of the pixel to be corrected when executing a write to the DPC list. |

## DPC\_LIST\_DATA2\_RD

| 31 | 30                         | 29 | 28   | 27    | 26 | 25 | 24 |
|----|----------------------------|----|------|-------|----|----|----|
|    |                            |    | Rese | erved |    |    |    |
| 23 | 22                         | 21 | 20   | 19    | 18 | 17 | 16 |
|    | Reserved                   |    |      |       |    |    |    |
| 15 | 14                         | 13 | 12   | 11    | 10 | 9  | 8  |
|    | Reserved                   |    |      |       |    |    |    |
| 7  | 6                          | 5  | 4    | 3     | 2  | 1  | 0  |
|    | dpc_list_corr_pattern(7:0) |    |      |       |    |    |    |

| dpc_list_corr_pattern (7:0) |   |
|-----------------------------|---|
| RO                          | This is pattern of the pixel to be corrected when executing a write to the DPC list.  |
|                             | 2 bit correction: 34, 17, 136, 68<br>4 bit correction: 170, 153, 51, 204, 85, 102<br>6 bit correction: 187,238 (mapped to 170), 119,221 (mapped to 85)<br>8 bit correction: 255<br>Set pixel to 255 (white), debug: 0 |

# **Section: LUT**

Address Range: [0x4B0 - 0x4B8]

## **LUT\_CAPABILITIES**

| 31 | 30                   | 29   | 28 | 27 | 26         | 25          | 24 |
|----|----------------------|------|----|----|------------|-------------|----|
|    | Rese                 | rved |    |    | LUT_SIZE_C | ONFIG(11:8) |    |
| 23 | 22                   | 21   | 20 | 19 | 18         | 17          | 16 |
|    | LUT_SIZE_CONFIG(7:0) |      |    |    |            |             |    |
| 15 | 14                   | 13   | 12 | 11 | 10         | 9           | 8  |
|    | Reserved             |      |    |    |            |             |    |
| 7  | 6                    | 5    | 4  | 3  | 2          | 1           | 0  |
|    | Reserved             |      |    |    | LUT_VI     | ER(3:0)     |    |

| LUT_SIZE_CONFIG (11:0) |     |                                  |
|------------------------|-----|----------------------------------|
| RO                     |     |                                  |
| Possible Values:       | 0x0 | Reserved                         |
|                        | 0x1 | 10 to 8 bits LUT (Mono Only)     |
|                        | 0x2 | 8 to 8 bits RGB LUT (Color Only) |

| LUT_VER (3:0)    |                                       |                        |  |  |
|------------------|---------------------------------------|------------------------|--|--|
| RO               | Implemented version of the LUT module |                        |  |  |
| Possible Values: | 0x0                                   | Initial monochrone LUT |  |  |
|                  | 0x1                                   | Initial color LUT      |  |  |

| 31   | 30           | 29                   | 28             | 27        | 26     | 25      | 24        |
|------|--------------|----------------------|----------------|-----------|--------|---------|-----------|
| Rese | erved        | LUT_BYPAS<br>S_COLOR | LUT_BYPAS<br>S | Rese      | rved   | LUT_DAT | ΓA_W(9:8) |
| 23   | 22           | 21                   | 20             | 19        | 18     | 17      | 16        |
|      |              |                      | LUT_DAT        | CA_W(7:0) |        |         |           |
| 15   | 14           | 13                   | 12             | 11        | 10     | 9       | 8         |
|      | LUT_         | SEL(3:0)             |                | LUT_WRN   | LUT_SS | LUT_A   | DD(9:8)   |
| 7    | 6            | 5                    | 4              | 3         | 2      | 1       | 0         |
|      | LUT_ADD(7:0) |                      |                |           |        |         |           |

| LUT_BYPASS_COLOR | LUT BYPASS COLOR   |
|------------------|--|
| RW               | When set this register to '1', the RGB LUT logic will not be used, and the 8 bits of the input data will send to the DMA. Bypassing the LUT, decrease power comsunption of the fpga. |
|                  | This register applies to: 1) Color sensors 10 to 8 per component LUT (between CCM and DMA/YUV conversion)  |
| Value at Reset:  | 0x1  |

| LUT_BYPASS      | LUT BYPASS  |
|-----------------|---|
| RW              | When set this register to '1', the LUT will not be used   |
|                 | This register applies to: 1) Mono sensors 10 to 8 LUT 2) Color sensors 10 to 10 LUT (between DPC and WB)  If a 10 to 8 LUT is used, the 8MSB bits of the input data will send to the DMA.  Bypassing the LUT, decrease power comsumption of the fpga. |
| Value at Reset: | 0x1   |

| LUT_DATA_W (9:0) | LUT DATA to Write   |
|------------------|---|
| RW               | Data to write in the LUT.   |
|                  | When using 10 to 8 bits LUT (Mono camera), program bits LUT_DATA_W(7:0) When using 8 to 8 bits LUT (Color camera, RGB LUT), program bits LUT_DATA_W(7:0) When using 10 to 10 bits LUT(Color camera RAW LUT), program bits LUT_DATA_W(9:0) |
| Value at Reset:  | 0x0   |

| LUT_SEL (3:0) RW |     | LUT SELection LUT programmation selector.                     |  |  |  |  |
|------------------|-----|---|--|--|--|--|
| Value at Reset:  | 0x0 | x0  |  |  |  |  |
| Possible Values: | 0x1 | Write Blue LUT(Color only)                                    |  |  |  |  |
|                  | 0x2 | Write Green LUT(Color only)                                   |  |  |  |  |
|                  | 0x4 | Write Red LUT(Color only)                                     |  |  |  |  |
|                  | 0x7 | Write all component RGB LUT (Color only)                      |  |  |  |  |
|                  | 0x8 | Write LUT 10 to 8(Mono) or LUT 10 to 10(color) with same data |  |  |  |  |

| LUT_WRN          | LUT Write ReadNot |                 |  |  |  |  |
|------------------|-------------------|-----------------|--|--|--|--|
| RW               | LUT Write mode    | LUT Write mode  |  |  |  |  |
| Value at Reset:  | 0x0               |                 |  |  |  |  |
| Possible Values: | 0x0               | Read operation  |  |  |  |  |
|                  | 0x1               | Write operation |  |  |  |  |

| LUT_SS     | LUT SnapShot                          |
|------------|---------------------------------------|
| WO/AutoClr | Start the LUT READ or WRITE OPERATION |

| LUT_ADD (9:0)   |  |
|-----------------|--|
|                 | When writing to RGB LUT( after the bayer demosaic, 8 to 8 LUT), only the LSB bits of the address are used. |
| Value at Reset: | 0x0  |

## **LUT\_RB**

| 31 | 30          | 29 | 28   | 27    | 26 | 25 | 24 |
|----|-------------|----|------|-------|----|----|----|
|    |             |    | Rese | erved |    |    |    |
| 23 | 22          | 21 | 20   | 19    | 18 | 17 | 16 |
|    |             |    | Rese | erved |    |    |    |
| 15 | 14          | 13 | 12   | 11    | 10 | 9  | 8  |
|    |             |    | Rese | erved |    |    |    |
| 7  | 6           | 5  | 4    | 3     | 2  | 1  | 0  |
|    | LUT_RB(7:0) |    |      |       |    |    |    |

| LUT_RB (7:0)    |   |
|-----------------|---|
| STATIC          | Not Implemented to save FPGA ressources |
| Value at Reset: | 0x0                                     |

## **Section: BAYER**

Address Range: [0x4C0 - 0x4F0]

## **BAYER\_CAPABILITIES**

| 31 | 30       | 29 | 28   | 27   | 26 | 25     | 24       |
|----|----------|----|------|------|----|--------|----------|
|    |          |    | Rese | rved |    |        |          |
| 23 | 22       | 21 | 20   | 19   | 18 | 17     | 16       |
|    |          |    | Rese | rved |    |        |          |
| 15 | 14       | 13 | 12   | 11   | 10 | 9      | 8        |
|    |          |    | Rese | rved |    |        |          |
| 7  | 6        | 5  | 4    | 3    | 2  | 1      | 0        |
|    | Reserved |    |      |      |    | BAYER_ | VER(1:0) |

| BAYER_VER (1:0)  |                           |                           |
|------------------|---------------------------|---------------------------|
| RO               | Implemented version of t  | he BAYER module           |
| Possible Values: | 0x0 Bayer not implemented |                           |
|                  | 0x1                       | Initial Bayer 2x2 version |

## WB\_MUL1

| 31 | 30             | 29 | 28     | 27         | 26 | 25 | 24 |
|----|----------------|----|--------|------------|----|----|----|
|    |                |    | WB_MUL | LT_G(15:8) |    |    |    |
| 23 | 22             | 21 | 20     | 19         | 18 | 17 | 16 |
|    |                |    | WB_MU  | LT_G(7:0)  |    |    |    |
| 15 | 14             | 13 | 12     | 11         | 10 | 9  | 8  |
|    |                |    | WB_MUI | LT_B(15:8) |    |    |    |
| 7  | 6              | 5  | 4      | 3          | 2  | 1  | 0  |
|    | WB_MULT_B(7:0) |    |        |            |    |    |    |

| WB_MULT_G (15:0) |                               |
|------------------|-------------------------------|
| RW               | White Balance factor [4].[12] |
| Value at Reset:  | 0x1000                        |

| WB_MULT_B (15:0) |                               |
|------------------|-------------------------------|
| RW               | White Balance factor [4].[12] |
| Value at Reset:  | 0x1000                        |

## WB\_MUL2

| 31 | 30              | 29 | 28   | 27    | 26 | 25 | 24 |
|----|-----------------|----|------|-------|----|----|----|
|    |                 |    | Rese | erved |    |    |    |
| 23 | 22              | 21 | 20   | 19    | 18 | 17 | 16 |
|    |                 |    | Rese | erved |    |    |    |
| 15 | 14              | 13 | 12   | 11    | 10 | 9  | 8  |
|    | WB_MULT_R(15:8) |    |      |       |    |    |    |
| 7  | 6               | 5  | 4    | 3     | 2  | 1  | 0  |
|    | WB_MULT_R(7:0)  |    |      |       |    |    |    |

| WB_MULT_R (15:0) |                               |
|------------------|-------------------------------|
| RW               | White Balance factor [4].[12] |
| Value at Reset:  | 0x1000                        |

## WB\_B\_ACC

| 31       | 30          | 29 | 28    | 27           | 26 | 25 | 24 |
|----------|-------------|----|-------|--------------|----|----|----|
| Reserved |             |    |       | B_ACC(30:24) |    |    |    |
| 23       | 22          | 21 | 20    | 19           | 18 | 17 | 16 |
|          |             |    | B_ACC | C(23:16)     |    |    |    |
| 15       | 14          | 13 | 12    | 11           | 10 | 9  | 8  |
|          | B_ACC(15:8) |    |       |              |    |    |    |
| 7        | 6           | 5  | 4     | 3            | 2  | 1  | 0  |
|          | B_ACC(7:0)  |    |       |              |    |    |    |

| <b>B_ACC</b> (30:0) |                              |
|---------------------|------------------------------|
| RO                  | ACQuisition Blue ACCumulator |

## WB\_G\_ACC

| 31 | 30          | 29 | 28    | 27       | 26 | 25 | 24 |
|----|-------------|----|-------|----------|----|----|----|
|    |             |    | G_ACC | C(31:24) |    |    |    |
| 23 | 22          | 21 | 20    | 19       | 18 | 17 | 16 |
|    |             |    | G_ACC | C(23:16) |    |    |    |
| 15 | 14          | 13 | 12    | 11       | 10 | 9  | 8  |
|    | G_ACC(15:8) |    |       |          |    |    |    |
| 7  | 6           | 5  | 4     | 3        | 2  | 1  | 0  |
|    | G_ACC(7:0)  |    |       |          |    |    |    |

| G_ACC (31:0) |                               |
|--------------|-------------------------------|
| RO           | ACQuisition Green ACCumulator |

## WB\_R\_ACC

| 31       | 30          | 29 | 28    | 27           | 26 | 25 | 24 |
|----------|-------------|----|-------|--------------|----|----|----|
| Reserved |             |    |       | R_ACC(30:24) |    |    |    |
| 23       | 22          | 21 | 20    | 19           | 18 | 17 | 16 |
|          |             |    | R_ACC | C(23:16)     |    |    |    |
| 15       | 14          | 13 | 12    | 11           | 10 | 9  | 8  |
|          | R_ACC(15:8) |    |       |              |    |    |    |
| 7        | 6           | 5  | 4     | 3            | 2  | 1  | 0  |
|          | R_ACC(7:0)  |    |       |              |    |    |    |

| R_ACC (30:0) |                             |
|--------------|-----------------------------|
| RO           | ACQuisition Red ACCumulator |

## CCM\_CTRL

| 31       | 30       | 29 | 28  | 27    | 26     | 25 | 24 |
|----------|----------|----|-----|-------|--------|----|----|
|          |          |    | Res | erved |        |    |    |
| 23       | 22       | 21 | 20  | 19    | 18     | 17 | 16 |
|          |          |    | Res | erved |        |    |    |
| 15       | 14       | 13 | 12  | 11    | 10     | 9  | 8  |
|          | Reserved |    |     |       |        |    |    |
| 7        | 6        | 5  | 4   | 3     | 2      | 1  | 0  |
| Reserved |          |    |     |       | CCM_EN |    |    |

| CCM_EN          |     |
|-----------------|-----|
| RW              |     |
| Value at Reset: | 0x0 |

## CCM\_KR1

| 31 | 30       | 29 | 28  | 27   | 26   | 25   | 24 |
|----|----------|----|-----|------|------|------|----|
|    | Reserved |    |     |      | Kg(1 | 1:8) |    |
| 23 | 22       | 21 | 20  | 19   | 18   | 17   | 16 |
|    |          |    | Kg( | 7:0) |      |      |    |
| 15 | 14       | 13 | 12  | 11   | 10   | 9    | 8  |
|    | Reserved |    |     |      | Kr(1 | 1:8) |    |
| 7  | 6        | 5  | 4   | 3    | 2    | 1    | 0  |
|    | Kr(7:0)  |    |     |      |      |      |    |

| Kg (11:0)       |                                       |
|-----------------|---------------------------------------|
| RW              | Signed 12 bits value, complement a 2: |
| Value at Reset: | 0x000                                 |

| Kr (11:0)       |  |
|-----------------|--|
| RW              | Signed 12 bits value, complement a 2: s3.8 |
| Value at Reset: | 0x100                                      |

## CCM\_KR2

| 31       | 30      | 29 | 28       | 27    | 26   | 25   | 24      |
|----------|---------|----|----------|-------|------|------|---------|
|          |         |    | Reserved |       |      |      | KOff(8) |
| 23       | 22      | 21 | 20       | 19    | 18   | 17   | 16      |
|          |         |    | KOff     | (7:0) |      |      |         |
| 15       | 14      | 13 | 12       | 11    | 10   | 9    | 8       |
| Reserved |         |    |          |       | Kb(1 | 1:8) |         |
| 7        | 6       | 5  | 4        | 3     | 2    | 1    | 0       |
|          | Kb(7:0) |    |          |       |      |      |         |

| KOff (8:0)      |  |
|-----------------|--|
| RW              | Signed 9 bits value, complement a 2 : s8 |
| Value at Reset: | 0x00                                     |

| Kb (11:0)       |  |
|-----------------|--|
| RW              | Signed 12 bits value, complement a 2: s3.8 |
| Value at Reset: | 0x000                                      |

## CCM\_KG1

| 31 | 30       | 29 | 28  | 27       | 26   | 25   | 24 |
|----|----------|----|-----|----------|------|------|----|
|    | Reserved |    |     | Kg(11:8) |      |      |    |
| 23 | 22       | 21 | 20  | 19       | 18   | 17   | 16 |
|    |          |    | Kg( | 7:0)     |      |      |    |
| 15 | 14       | 13 | 12  | 11       | 10   | 9    | 8  |
|    | Reserved |    |     |          | Kr(1 | 1:8) |    |
| 7  | 6        | 5  | 4   | 3        | 2    | 1    | 0  |
|    |          |    | Kr( | 7:0)     |      |      |    |

| Kg (11:0)       |  |
|-----------------|--|
|                 | Signed 12 bits value, complement a 2: s3.8 |
| Value at Reset: | 0x100                                      |

| Kr (11:0)       |                                       |
|-----------------|---------------------------------------|
|                 | Signed 12 bits value, complement a 2: |
| Value at Reset: | 0x000                                 |

## CCM\_KG2

| 31       | 30      | 29 | 28       | 27    | 26   | 25   | 24      |
|----------|---------|----|----------|-------|------|------|---------|
|          |         |    | Reserved |       |      |      | KOff(8) |
| 23       | 22      | 21 | 20       | 19    | 18   | 17   | 16      |
|          |         |    | KOff     | (7:0) |      |      |         |
| 15       | 14      | 13 | 12       | 11    | 10   | 9    | 8       |
| Reserved |         |    |          |       | Kb(1 | 1:8) |         |
| 7        | 6       | 5  | 4        | 3     | 2    | 1    | 0       |
|          | Kb(7:0) |    |          |       |      |      |         |

| KOff (8:0)      |  |
|-----------------|--|
| RW              | Signed 9 bits value, complement a 2 : s8 |
| Value at Reset: | 0x00                                     |

| Kb (11:0)       |  |
|-----------------|--|
| RW              | Signed 12 bits value, complement a 2: s3.8 |
| Value at Reset: | 0x000                                      |

## CCM\_KB1

| 31 | 30       | 29 | 28  | 27       | 26   | 25   | 24 |
|----|----------|----|-----|----------|------|------|----|
|    | Reserved |    |     | Kg(11:8) |      |      |    |
| 23 | 22       | 21 | 20  | 19       | 18   | 17   | 16 |
|    |          |    | Kg( | 7:0)     |      |      |    |
| 15 | 14       | 13 | 12  | 11       | 10   | 9    | 8  |
|    | Reserved |    |     |          | Kr(1 | 1:8) |    |
| 7  | 6        | 5  | 4   | 3        | 2    | 1    | 0  |
|    | Kr(7:0)  |    |     |          |      |      |    |

| Kg (11:0)       |  |
|-----------------|--|
| RW              | Signed 12 bits value, complement a 2: s3.8 |
| Value at Reset: | 0x00                                       |

| Kr (11:0) |  |
|-----------|--|
|           | Signed 12 bits value, complement a 2: s3.8 |
|           | 0x00                                       |

## CCM\_KB2

| 31 | 30                | 29 | 28 | 27 | 26 | 25 | 24      |
|----|-------------------|----|----|----|----|----|---------|
|    | Reserved          |    |    |    |    |    | KOff(8) |
| 23 | 22                | 21 | 20 | 19 | 18 | 17 | 16      |
|    | KOff(7:0)         |    |    |    |    |    |         |
| 15 | 14                | 13 | 12 | 11 | 10 | 9  | 8       |
|    | Reserved Kb(11:8) |    |    |    |    |    |         |
| 7  | 6                 | 5  | 4  | 3  | 2  | 1  | 0       |
|    | Kb(7:0)           |    |    |    |    |    |         |

| KOff (8:0)      |  |
|-----------------|--|
| RW              | Signed 9 bits value, complement a 2 : s8 |
| Value at Reset: | 0x00                                     |

| Kb (11:0)       |  |
|-----------------|--|
| RW              | Signed 12 bits value, complement a 2: s3.8 |
| Value at Reset: | 0x100                                      |

Address Range: [0x700 - 0x7FC]

Description:

Access Xilinx embedded system monitoring module.

See Xilinx UG480

#### **TEMP**

| 31 | 30           | 29 | 28 | 27 | 26   | 25   | 24 |
|----|--------------|----|----|----|------|------|----|
|    | Reserved     |    |    |    |      |      |    |
| 23 | 22           | 21 | 20 | 19 | 18   | 17   | 16 |
|    | Reserved     |    |    |    |      |      |    |
| 15 | 14           | 13 | 12 | 11 | 10   | 9    | 8  |
|    | SMTEMP(11:4) |    |    |    |      |      |    |
| 7  | 6            | 5  | 4  | 3  | 2    | 1    | 0  |
|    | SMTEMP(3:0)  |    |    |    | Rese | rved |    |

| SMTEMP (11:0)    | System Monitor TEMPerature  |  |  |  |  |
|------------------|---|--|--|--|--|
| RO               | This field reports the temperature of the die. Maximum-measurement error is $\pm 4$ degC. The emperature in Celcius = (SMTEMP*503.975/4096) – 273.15. |  |  |  |  |
| Possible Values: | Any Value   |  |  |  |  |

| 31 | 30           | 29 | 28 | 27 | 26   | 25   | 24 |
|----|--------------|----|----|----|------|------|----|
|    | Reserved     |    |    |    |      |      |    |
| 23 | 22           | 21 | 20 | 19 | 18   | 17   | 16 |
|    | Reserved     |    |    |    |      |      |    |
| 15 | 14           | 13 | 12 | 11 | 10   | 9    | 8  |
|    | SMVINT(11:4) |    |    |    |      |      |    |
| 7  | 6            | 5  | 4  | 3  | 2    | 1    | 0  |
|    | SMVINT(3:0)  |    |    |    | Rese | rved |    |

| SMVINT (11:0)    | System Monitor VCCINT   |  |  |  |  |  |
|------------------|---|--|--|--|--|--|
|                  | This field reports voltage for VCCINT supply: VCCINT = (SMVINT/4096)x3V. VCCINT is the core voltage nominally set to 1.0V |  |  |  |  |  |
| Possible Values: | Any Value   |  |  |  |  |  |

| 31 | 30          | 29 | 28    | 27       | 26   | 25    | 24 |
|----|-------------|----|-------|----------|------|-------|----|
|    | Reserved    |    |       |          |      |       |    |
| 23 | 22          | 21 | 20    | 19       | 18   | 17    | 16 |
|    | Reserved    |    |       |          |      |       |    |
| 15 | 14          | 13 | 12    | 11       | 10   | 9     | 8  |
|    |             |    | SMVAU | JX(11:4) |      |       |    |
| 7  | 6           | 5  | 4     | 3        | 2    | 1     | 0  |
|    | SMVAUX(3:0) |    |       |          | Rese | erved |    |

| SMVAUX (11:0)    | System Monitor VCCAUX   |  |  |  |  |
|------------------|---|--|--|--|--|
|                  | This field reports voltage for VCCAUX supply: VCCAUX = (SMVAUX/4096)x3V. VCCAUX is the auxiliary voltage nominally set to 1.8V. |  |  |  |  |
| Possible Values: | Any Value   |  |  |  |  |

| 31 | 30            | 29 | 28 | 27 | 26   | 25   | 24 |
|----|---------------|----|----|----|------|------|----|
|    | Reserved      |    |    |    |      |      |    |
| 23 | 22            | 21 | 20 | 19 | 18   | 17   | 16 |
|    | Reserved      |    |    |    |      |      |    |
| 15 | 14            | 13 | 12 | 11 | 10   | 9    | 8  |
|    | SMVBRAM(11:4) |    |    |    |      |      |    |
| 7  | 6             | 5  | 4  | 3  | 2    | 1    | 0  |
|    | SMVBRAM(3:0)  |    |    |    | Rese | rved |    |

| SMVBRAM (11:0)   | System Monitor VCCBRAM   |  |  |  |  |
|------------------|--|--|--|--|--|
|                  | This field reports voltage for VCCBRAM supply: VCCBRAM = (SMVBRAM/4096)x3V. VCCBRAM is the block RAM supply nominally set to 1.0V. |  |  |  |  |
| Possible Values: | Any Value  |  |  |  |  |

| 31           | 30 | 29 | 28 | 27       | 26 | 25 | 24 |
|--------------|----|----|----|----------|----|----|----|
| Reserved     |    |    |    |          |    |    |    |
| 23           | 22 | 21 | 20 | 19       | 18 | 17 | 16 |
| Reserved     |    |    |    |          |    |    |    |
| 15           | 14 | 13 | 12 | 11       | 10 | 9  | 8  |
| SMTMAX(11:4) |    |    |    |          |    |    |    |
| 7            | 6  | 5  | 4  | 3        | 2  | 1  | 0  |
| SMTMAX(3:0)  |    |    |    | Reserved |    |    |    |

| SMTMAX (11:0)    | System Monitor Temperature MAXimum   |  |  |  |  |
|------------------|--|--|--|--|--|
| RO               | This field reports the maximum temperature that has been measured by on-chip sensor. The maximum temperature (in Celcius) = $(SMTMAX*503.975/4096) - 273.15$ . |  |  |  |  |
| Possible Values: | Any Value  |  |  |  |  |

| 31           | 30 | 29 | 28       | 27 | 26 | 25 | 24 |
|--------------|----|----|----------|----|----|----|----|
| Reserved     |    |    |          |    |    |    |    |
| 23           | 22 | 21 | 20       | 19 | 18 | 17 | 16 |
| Reserved     |    |    |          |    |    |    |    |
| 15           | 14 | 13 | 12       | 11 | 10 | 9  | 8  |
| SMTMIN(11:4) |    |    |          |    |    |    |    |
| 7            | 6  | 5  | 4        | 3  | 2  | 1  | 0  |
| SMTMIN(3:0)  |    |    | Reserved |    |    |    |    |

| <b>SMTMIN (11:0)</b> | System Monitor Temperature MINimum  |  |
|----------------------|---|--|
| RO                   | This field reports the maximum temperature that has been measured by on-chip sensor. The maximum temperature (in Celcius) = (SMTMIN*503.975/4096) – 273.15. |  |
| Possible Values:     | Any Value   |  |