

# ZC706 EVALUATION PLATFORM HW-Z7-ZC706

## (XC7Z045-FFG900)

DISCLAIMER:

XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX.


XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.


THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

			
Title:		DISCLAIMER SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM	ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	1 of 58	Drawn By	BF



IIC Addressing	
0b1110100	PCA9548
0b1011101	SI570
0bxxxxx00	FMC HPC
0bxxxxx00	FMC LPC
0b1010100	IIC EEPROM
0b0100001	IIC Port Expander
0b0111001	ADV7511
0b1100101	PMBUS Controller
0b1010001	IIC RTC
0b1010000	SFP+
0b1101000	SI5324
0b1010000 0b0011000	DDR3 SODIMM

Title:ZC706 Block DiagramSCHEM, ROHS COMPLIANTZC706 EVALUATION PLATFORM

ASSY P/N: 0431760PCB P/N: 1280681SCH P/N: 0381513

Date:9-27-2012\_17:23

Ver:1.0

Sheet Size: B

Rev:01

Sheet2 of58

Drawn ByBF



SOC\_Z7\_FF900\_IRONWOOD

BANK 10  
XC7Z045FF900

IO\_0\_10\_AA13  
IO\_L1P\_T0\_10\_AK13  
IO\_L1N\_T0\_10\_AK12  
IO\_L2P\_T0\_10\_AH18  
IO\_L2N\_T0\_10\_AJ18  
IO\_L3P\_T0\_DQS\_10\_AJ14  
IO\_L3N\_T0\_DQS\_10\_AJ13  
IO\_L4P\_T0\_10\_AJ16  
IO\_L4N\_T0\_10\_AK16  
IO\_L5P\_T0\_10\_AJ15  
IO\_L5N\_T0\_10\_AK15  
IO\_L6P\_T0\_10\_AH17  
IO\_L6N\_T0\_VREF\_10\_AH16  
IO\_L7P\_T1\_10\_AE12  
IO\_L7N\_T1\_10\_AF12  
IO\_L8P\_T1\_10\_AH14  
IO\_L8N\_T1\_10\_AH13  
IO\_L9P\_T1\_DQS\_10\_AD14  
IO\_L9N\_T1\_DQS\_10\_AD13  
IO\_L10P\_T1\_10\_AG12  
IO\_L10N\_T1\_10\_AH12  
IO\_L11P\_T1\_SRCC\_10\_AE13  
IO\_L11N\_T1\_SRCC\_10\_AF13  
IO\_L12P\_T1\_MRCC\_10\_AF14  
IO\_L12N\_T1\_MRCC\_10\_AG14  
IO\_L13P\_T2\_MRCC\_10\_AG17  
IO\_L13N\_T2\_MRCC\_10\_AG16  
IO\_L14P\_T2\_SRCC\_10\_AF15  
IO\_L14N\_T2\_SRCC\_10\_AG15  
IO\_L15P\_T2\_DQS\_10\_AF18  
IO\_L15N\_T2\_DQS\_10\_AF17  
IO\_L16P\_T2\_10\_AE16  
IO\_L16N\_T2\_10\_AE15  
IO\_L17P\_T2\_10\_AE18  
IO\_L17N\_T2\_10\_AE17  
IO\_L18P\_T2\_10\_AD16  
IO\_L18N\_T2\_10\_AD15  
IO\_L19P\_T3\_10\_AC14  
IO\_L19N\_T3\_VREF\_10\_AC13  
IO\_L20P\_T3\_10\_AA15  
IO\_L20N\_T3\_10\_AA14  
IO\_L21P\_T3\_DQS\_10\_AB12  
IO\_L21N\_T3\_DQS\_10\_AC12  
IO\_L22P\_T3\_10\_AB15  
IO\_L22N\_T3\_10\_AB14  
IO\_L23P\_T3\_10\_AC17  
IO\_L23N\_T3\_10\_AC16  
IO\_L24P\_T3\_10\_AB17  
IO\_L24N\_T3\_10\_AB16  
IO\_25\_10\_AA17

AA13 PL PJTAG TDO  
AK13 PL PJTAG TCK  
AK12 PL PJTAG TMS  
AH18 PL PJTAG TDI  
AJ18 IIC SDA MAIN LS  
AJ14 IIC SCL MAIN LS  
AJ13 GPIO DIP SW3  
AJ16 FMC LPC LA11 P  
AK16 FMC LPC LA11 N  
AJ15 FMC LPC LA04 P  
AK15 FMC LPC LA04 N  
AH17 FMC LPC LA13 P  
AH16 FMC LPC LA13 N  
AE12 FMC LPC LA02 P  
AF12 FMC LPC LA02 N  
AH14 FMC LPC LA09 P  
AH13 FMC LPC LA09 N  
AD14 FMC LPC LA08 P  
AD13 FMC LPC LA08 N  
AG12 FMC LPC LA03 P  
AH12 FMC LPC LA03 N  
AE13 FMC LPC LA00 CC P  
AF13 FMC LPC LA00 CC N  
AF14 USRCLK P  
AG14 USRCLK N  
AG17 FMC LPC CLK0 M2C P  
AG16 FMC LPC CLK0 M2C N  
AF15 FMC LPC LA01 CC P  
AG15 FMC LPC LA01 CC N  
AF18 FMC LPC LA14 P  
AF17 FMC LPC LA14 N  
AE16 FMC LPC LA05 P  
AE15 FMC LPC LA05 N  
AE18 FMC LPC LA16 P  
AE17 FMC LPC LA16 N  
AD16 FMC LPC LA12 P  
AD15 FMC LPC LA12 N  
AC14 FMC LPC LA10 P  
AC13 FMC LPC LA10 N  
AA15 FMC LPC LA07 P  
AA14 FMC LPC LA07 N  
AB12 FMC LPC LA06 P  
AC12 FMC LPC LA06 N  
AB15 FMC LPC LA15 P  
AB14 FMC LPC LA15 N  
AC17 GPIO DIP SW2  
AC16 GPIO DIP SW1  
AB17 GPIO DIP SW0  
AB16 FMODE1\_3\_LS  
AA17 IIC RTC IRQ\_1\_B

R154  
22  
1/10W  
1%

PL PJTAG TDO

VADJ\_FPGA

AA16  
AB13  
AD17  
AE14  
AG18  
AH15  
AJ12

VCCO\_10\_AA16  
VCCO\_10\_AB13  
VCCO\_10\_AD17  
VCCO\_10\_AE14  
VCCO\_10\_AG18  
VCCO\_10\_AH15  
VCCO\_10\_AJ12

U1

SOC\_IRONWOOD\_FF900

SOC\_Z7\_FF900\_IRONWOOD

BANK 11  
XC7Z045FF900

IO\_0\_11\_W23  
IO\_L1P\_T0\_11\_AJ25  
IO\_L1N\_T0\_11\_AK25  
IO\_L2P\_T0\_11\_AK22  
IO\_L2N\_T0\_11\_AK23  
IO\_L3P\_T0\_DQS\_11\_AJ21  
IO\_L3N\_T0\_DQS\_11\_AK21  
IO\_L4P\_T0\_11\_AJ23  
IO\_L4N\_T0\_11\_AJ24  
IO\_L5P\_T0\_11\_AH23  
IO\_L5N\_T0\_11\_AH24  
IO\_L6P\_T0\_11\_AG22  
IO\_L6N\_T0\_VREF\_11\_AH22  
IO\_L7P\_T1\_11\_AC24  
IO\_L7N\_T1\_11\_AD24  
IO\_L8P\_T1\_11\_AG24  
IO\_L8N\_T1\_11\_AG25  
IO\_L9P\_T1\_DQS\_11\_AF23  
IO\_L9N\_T1\_DQS\_11\_AF24  
IO\_L10P\_T1\_11\_AD21  
IO\_L10N\_T1\_11\_AE21  
IO\_L11P\_T1\_SRCC\_11\_AD23  
IO\_L11N\_T1\_SRCC\_11\_AE23  
IO\_L12P\_T1\_MRCC\_11\_AE22  
IO\_L12N\_T1\_MRCC\_11\_AF22  
IO\_L13P\_T2\_MRCC\_11\_AG21  
IO\_L13N\_T2\_MRCC\_11\_AH21  
IO\_L14P\_T2\_SRCC\_11\_AF20  
IO\_L14N\_T2\_SRCC\_11\_AG20  
IO\_L15P\_T2\_DQS\_11\_AJ20  
IO\_L15N\_T2\_DQS\_11\_AK20  
IO\_L16P\_T2\_11\_AK17  
IO\_L16N\_T2\_11\_AK18  
IO\_L17P\_T2\_11\_AH19  
IO\_L17N\_T2\_11\_AJ19  
IO\_L18P\_T2\_11\_AF19  
IO\_L18N\_T2\_11\_AG19  
IO\_L19P\_T3\_11\_AB21  
IO\_L19N\_T3\_VREF\_11\_AB22  
IO\_L20P\_T3\_11\_W21  
IO\_L20N\_T3\_11\_Y21  
IO\_L21P\_T3\_DQS\_11\_Y22  
IO\_L21N\_T3\_DQS\_11\_Y23  
IO\_L22P\_T3\_11\_AA24  
IO\_L22N\_T3\_11\_AB24  
IO\_L23P\_T3\_11\_AA22  
IO\_L23N\_T3\_11\_AA23  
IO\_L24P\_T3\_11\_AC22  
IO\_L24N\_T3\_11\_AC23  
IO\_25\_11\_AC21

W23 SI5324 RST\_LS  
AJ25 SI5324 INT\_ALM\_LS  
AK25 GPIO\_SW\_LEFT  
AK22 PCIE\_WAKE\_B\_LS  
AK23 PCIE\_PERST\_LS  
AJ21 FMODE1\_0\_LS  
AK21 FMODE1\_1\_LS  
AJ23 FMC\_HPC\_LA07\_P  
AJ24 FMC\_HPC\_LA07\_N  
AH23 FMC\_HPC\_LA05\_P  
AH24 FMC\_HPC\_LA05\_N  
AG22 FMC\_HPC\_LA06\_P  
AH22 FMC\_HPC\_LA06\_N  
AC24 FMC\_HPC\_LA14\_P  
AD24 FMC\_HPC\_LA14\_N  
AG24 FMC\_HPC\_LA10\_P  
AG25 FMC\_HPC\_LA10\_N  
AF23 FMC\_HPC\_LA12\_P  
AF24 FMC\_HPC\_LA12\_N  
AD21 FMC\_HPC\_LA09\_P  
AE21 FMC\_HPC\_LA09\_N  
AD23 FMC\_HPC\_LA11\_P  
AE23 FMC\_HPC\_LA11\_N  
AE22 FMC\_HPC\_CLK0\_M2C\_P  
AF22 FMC\_HPC\_CLK0\_M2C\_N  
AG21 FMC\_HPC\_LA01\_CC\_P  
AH21 FMC\_HPC\_LA01\_CC\_N  
AF20 FMC\_HPC\_LA00\_CC\_P  
AG20 FMC\_HPC\_LA00\_CC\_N  
AJ20 FMC\_HPC\_LA04\_P  
AK20 FMC\_HPC\_LA04\_N  
AK17 FMC\_HPC\_LA02\_P  
AK18 FMC\_HPC\_LA02\_N  
AH19 FMC\_HPC\_LA03\_P  
AJ19 FMC\_HPC\_LA03\_N  
AF19 FMC\_HPC\_LA08\_P  
AG19 FMC\_HPC\_LA08\_N  
AB21 FMODE1\_2\_LS  
AB22 HDMI\_SPDIF\_OUT\_LS  
W21 GPIO\_LED\_RIGHT  
Y21 GPIO\_LED\_LEFT  
Y22 FMC\_HPC\_LA15\_P  
Y23 FMC\_HPC\_LA15\_N  
AA24 FMC\_HPC\_LA16\_P  
AB24 FMC\_HPC\_LA16\_N  
AA22 FMC\_HPC\_LA13\_P  
AA23 FMC\_HPC\_LA13\_N  
AC22 HDMI\_R\_D35  
AC23 HDMI\_INT  
AC21 HDMI\_R\_SPDIF

VADJ\_FPGA

AB23  
AE24  
AF21  
AH25  
AJ22  
AK19  
W22

VCCO\_11\_AB23  
VCCO\_11\_AE24  
VCCO\_11\_AF21  
VCCO\_11\_AH25  
VCCO\_11\_AJ22  
VCCO\_11\_AK19  
VCCO\_11\_W22

U1

SOC\_IRONWOOD\_FF900

Zynq Bank 10, 11



Title: Zynq Bank 10, 11  
SCHEM, ROHS COMPLIANT  
ZC706 EVALUATION PLATFORM

ASSY P/N: 0431760  
PCB P/N: 1280681  
SCH P/N: 0381513

Date: 9-27-2012\_17:23  
Ver: 1.0  
Sheet Size: B  
Rev: 01  
Sheet 4 of 58  
Drawn By BF

SOC\_Z7\_FF900\_IRONWOOD

BANK 12  
XC7Z045FF900

IO\_0\_12\_Y25  
IO\_L1P\_T0\_12\_Y30  
IO\_L1N\_T0\_12\_AA30  
IO\_L2P\_T0\_12\_AB29  
IO\_L2N\_T0\_12\_AB30  
IO\_L3P\_T0\_DQS\_12\_Y26  
IO\_L3N\_T0\_DQS\_12\_Y27  
IO\_L4P\_T0\_12\_Y28  
IO\_L4N\_T0\_12\_AA29  
IO\_L5P\_T0\_12\_AA27  
IO\_L5N\_T0\_12\_AA28  
IO\_L6P\_T0\_12\_AB25  
IO\_L6N\_T0\_VREF\_12\_AB26  
IO\_L7P\_T1\_12\_AC26  
IO\_L7N\_T1\_12\_AD26  
IO\_L8P\_T1\_12\_AD30  
IO\_L8N\_T1\_12\_AE30  
IO\_L9P\_T1\_DQS\_12\_AC29  
IO\_L9N\_T1\_DQS\_12\_AD29  
IO\_L10P\_T1\_12\_AD25  
IO\_L10N\_T1\_12\_AE26  
IO\_L11P\_T1\_SRCC\_12\_AB27  
IO\_L11N\_T1\_SRCC\_12\_AC27  
IO\_L12P\_T1\_MRCC\_12\_AC28  
IO\_L12N\_T1\_MRCC\_12\_AD28  
IO\_L13P\_T2\_MRCC\_12\_AE28  
IO\_L13N\_T2\_MRCC\_12\_AF28  
IO\_L14P\_T2\_SRCC\_12\_AE27  
IO\_L14N\_T2\_SRCC\_12\_AF27  
IO\_L15P\_T2\_DQS\_12\_AF29  
IO\_L15N\_T2\_DQS\_12\_AG29  
IO\_L16P\_T2\_12\_AF30  
IO\_L16N\_T2\_12\_AG30  
IO\_L17P\_T2\_12\_AG26  
IO\_L17N\_T2\_12\_AG27  
IO\_L18P\_T2\_12\_AE25  
IO\_L18N\_T2\_12\_AF25  
IO\_L19P\_T3\_12\_AH28  
IO\_L19N\_T3\_VREF\_12\_AH29  
IO\_L20P\_T3\_12\_AJ30  
IO\_L20N\_T3\_12\_AK30  
IO\_L21P\_T3\_DQS\_12\_AJ28  
IO\_L21N\_T3\_DQS\_12\_AJ29  
IO\_L22P\_T3\_12\_AK27  
IO\_L22N\_T3\_12\_AK28  
IO\_L23P\_T3\_12\_AH26  
IO\_L23N\_T3\_12\_AH27  
IO\_L24P\_T3\_12\_AJ26  
IO\_L24N\_T3\_12\_AK26  
IO\_25\_12\_AA25

Y25 HDMI\_R\_D21 33  
Y30 FMC LPC LA33 P 28  
AA30 FMC LPC LA33 N 28  
AB29 FMC LPC LA30 P 28  
AB30 FMC LPC LA30 N 28  
Y26 FMC LPC LA32 P 28  
Y27 FMC LPC LA32 N 28  
Y28 HDMI\_R\_D28 33  
AA29 HDMI\_R\_D22 33  
AA27 HDMI\_R\_D31 33  
AA28 HDMI\_R\_D18 33  
AB25 HDMI\_R\_D10 33  
AB26 HDMI\_R\_D17 33  
AC26 HDMI\_R\_D19 33  
AD26 HDMI\_R\_D16 33  
AD30 HDMI\_R\_D23 33  
AE30 HDMI\_R\_D20 33  
AC29 FMC LPC LA31 P 28  
AD29 FMC LPC LA31 N 28  
AD25 FMC LPC LA28 P 28  
AE26 FMC LPC LA28 N 28  
AB27 FMC LPC LA17 CC P 28  
AC27 FMC LPC LA17 CC N 28  
AC28 FMC LPC CLK1 M2C P 28  
AD28 FMC LPC CLK1 M2C N 28  
AE28 HDMI\_R\_D8 33  
AF28 HDMI\_R\_D29 33  
AE27 FMC LPC LA18 CC P 28  
AF27 FMC LPC LA18 CC N 28  
AF29 FMC LPC LA25 P 28  
AG29 FMC LPC LA25 N 28  
AF30 FMC LPC LA24 P 28  
AG30 FMC LPC LA24 N 28  
AG26 FMC LPC LA20 P 28  
AG27 FMC LPC LA20 N 28  
AE25 FMC LPC LA29 P 28  
AF25 FMC LPC LA29 N 28  
AH28 FMC LPC LA21 P 28  
AH29 FMC LPC LA21 N 28  
AJ30 FMC LPC LA26 P 28  
AK30 FMC LPC LA26 N 28  
AJ28 FMC LPC LA27 P 28  
AJ29 FMC LPC LA27 N 28  
AK27 FMC LPC LA22 P 28  
AK28 FMC LPC LA22 N 28  
AH26 FMC LPC LA19 P 28  
AH27 FMC LPC LA19 N 28  
AJ26 FMC LPC LA23 P 28  
AK26 FMC LPC LA23 N 28  
AA25 HDMI\_R\_D7 33

VADJ\_FPGA

AA26 VCCO\_12\_AA26  
AC30 VCCO\_12\_AC30  
AD27 VCCO\_12\_AD27  
AG28 VCCO\_12\_AG28  
AK29 VCCO\_12\_AK29  
Y29 VCCO\_12\_Y29

U1

SOC\_IRONWOOD\_FF900

SOC\_Z7\_FF900\_IRONWOOD

BANK 13  
XC7Z045FF900

IO\_0\_13\_U21  
IO\_L1P\_T0\_13\_P30  
IO\_L1N\_T0\_13\_R30  
IO\_L2P\_T0\_13\_T30  
IO\_L2N\_T0\_13\_U30  
IO\_L3P\_T0\_DQS\_13\_N28  
IO\_L3N\_T0\_DQS\_13\_P28  
IO\_L4P\_T0\_13\_N29  
IO\_L4N\_T0\_13\_P29  
IO\_L5P\_T0\_13\_T29  
IO\_L5N\_T0\_13\_U29  
IO\_L6P\_T0\_13\_R28  
IO\_L6N\_T0\_VREF\_13\_T28  
IO\_L7P\_T1\_13\_V28  
IO\_L7N\_T1\_13\_V29  
IO\_L8P\_T1\_13\_W29  
IO\_L8N\_T1\_13\_W30  
IO\_L9P\_T1\_DQS\_13\_V27  
IO\_L9N\_T1\_DQS\_13\_W28  
IO\_L10P\_T1\_13\_W25  
IO\_L10N\_T1\_13\_W26  
IO\_L11P\_T1\_SRCC\_13\_U25  
IO\_L11N\_T1\_SRCC\_13\_V26  
IO\_L12P\_T1\_MRCC\_13\_U26  
IO\_L12N\_T1\_MRCC\_13\_U27  
IO\_L13P\_T2\_MRCC\_13\_R25  
IO\_L13N\_T2\_MRCC\_13\_R26  
IO\_L14P\_T2\_SRCC\_13\_R27  
IO\_L14N\_T2\_SRCC\_13\_T27  
IO\_L15P\_T2\_DQS\_13\_N26  
IO\_L15N\_T2\_DQS\_13\_N27  
IO\_L16P\_T2\_13\_P25  
IO\_L16N\_T2\_13\_P26  
IO\_L17P\_T2\_13\_T24  
IO\_L17N\_T2\_13\_T25  
IO\_L18P\_T2\_13\_P23  
IO\_L18N\_T2\_13\_P24  
IO\_L19P\_T3\_13\_P21  
IO\_L19N\_T3\_VREF\_13\_R21  
IO\_L20P\_T3\_13\_T22  
IO\_L20N\_T3\_13\_T23  
IO\_L21P\_T3\_DQS\_13\_R22  
IO\_L21N\_T3\_DQS\_13\_R23  
IO\_L22P\_T3\_13\_U22  
IO\_L22N\_T3\_13\_V22  
IO\_L23P\_T3\_13\_U24  
IO\_L23N\_T3\_13\_V24  
IO\_L24P\_T3\_13\_V23  
IO\_L24N\_T3\_13\_W24  
IO\_25\_13\_V21

U21 HDMI\_R\_VSYNC 33  
P30 FMC HPC LA28 P 26  
R30 FMC HPC LA28 N 26  
T30 FMC HPC LA24 P 26  
U30 FMC HPC LA24 N 26  
N28 HDMI\_R\_D33 33  
P28 HDMI\_R\_CLK 33  
N29 FMC HPC LA31 P 25  
P29 FMC HPC LA31 N 25  
T29 FMC HPC LA25 P 25  
U29 FMC HPC LA25 N 25  
R28 FMC HPC LA26 P 24  
T28 FMC HPC LA26 N 24  
V28 FMC HPC LA27 P 24  
V29 FMC HPC LA27 N 24  
W29 FMC HPC LA21 P 24  
W30 FMC HPC LA21 N 26  
V27 FMC HPC LA22 P 25  
W28 FMC HPC LA22 N 25  
W25 FMC HPC LA18 CC P 24  
W26 FMC HPC LA18 CC N 24  
U25 FMC HPC LA20 P 25  
V26 FMC HPC LA20 N 25  
U26 FMC HPC CLK1 M2C P 25  
U27 FMC HPC CLK1 M2C N 25  
R25 FMC HPC LA29 P 25  
R26 FMC HPC LA29 N 25  
R27 GPIO\_SW\_RIGHT 38  
T27 HDMI\_R\_D11 3  
N26 FMC HPC LA33 P 25  
N27 FMC HPC LA33 N 25  
P25 FMC HPC LA23 P 24  
P26 FMC HPC LA23 N 24  
T24 FMC HPC LA19 P 26  
T25 FMC HPC LA19 N 26  
P23 FMC HPC LA30 P 26  
P24 FMC HPC LA30 N 26  
P21 FMC HPC LA32 P 26  
R21 FMC HPC LA32 N 26  
T22 HDMI\_R\_D5 33  
T23 HDMI\_R\_D9 33  
R22 HDMI\_R\_HSYNC 33  
R23 HDMI\_R\_D6 33  
U22 HDMI\_R\_D32 33  
V22 HDMI\_R\_D30 33  
U24 HDMI\_R\_D4 33  
V24 HDMI\_R\_DE 33  
V23 FMC HPC LA17 CC P 33  
W24 FMC HPC LA17 CC N 24  
V21 HDMI\_R\_D34 33

VADJ\_FPGA

N30 VCCO\_13\_N30  
P27 VCCO\_13\_P27  
R24 VCCO\_13\_R24  
T21 VCCO\_13\_T21  
U28 VCCO\_13\_U28  
V25 VCCO\_13\_V25

U1

SOC\_IRONWOOD\_FF900

Zynq Bank 12, 13




Title: Zynq Bank 12, 13 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 5 of 58	Drawn By BF	

SOC\_Z7\_FF900\_IRONWOOD

BANK 33  
XC7Z045FF900

IO_0_VRN_33_L5	L5	VRN_33	6
IO_L1P_T0_33_J4	J4	PL_DDR3_D3	23
IO_L1N_T0_33_J3	J3	PL_DDR3_DM0	23
IO_L2P_T0_33_L1	L1	PL_DDR3_D0	23
IO_L2N_T0_33_K1	K1	PL_DDR3_D4	23
IO_L3P_T0_DQS_33_K3	K3	PL_DDR3_DQS0_P	23
IO_L3N_T0_DQS_33_K2	K2	PL_DDR3_DQS0_N	23
IO_L4P_T0_33_L3	L3	PL_DDR3_D5	23
IO_L4N_T0_33_L2	L2	PL_DDR3_D1	23
IO_L5P_T0_33_K5	K5	PL_DDR3_D2	23
IO_L5N_T0_33_J5	J5	PL_DDR3_D6	23
IO_L6P_T0_33_K6	K6	PL_DDR3_D7	23
IO_L6N_T0_VREF_33_J6	J6		
IO_L7P_T1_33_G2	G2	GPIO_LED_CENTER	38
IO_L7N_T1_33_F2	F2	PL_DDR3_DM1	23
IO_L8P_T1_33_H6	H6	PL_DDR3_D10	23
IO_L8N_T1_33_G6	G6	PL_DDR3_D8	23
IO_L9P_T1_DQS_33_J1	J1	PL_DDR3_DQS1_P	23
IO_L9N_T1_DQS_33_H1	H1	PL_DDR3_DQS1_N	23
IO_L10P_T1_33_H2	H2	PL_DDR3_D13	23
IO_L10N_T1_33_G1	G1	PL_DDR3_D12	23
IO_L11P_T1_SRCC_33_H4	H4	PL_DDR3_D9	23
IO_L11N_T1_SRCC_33_H3	H3	PL_DDR3_D11	23
IO_L12P_T1_MRCC_33_G5	G5	PL_DDR3_D14	23
IO_L12N_T1_MRCC_33_G4	G4	PL_DDR3_D15	23
IO_L13P_T2_MRCC_33_F5	F5	NC	
IO_L13N_T2_MRCC_33_E5	E5	PL_DDR3_D19	23
IO_L14P_T2_SRCC_33_F4	F4	PL_DDR3_D20	23
IO_L14N_T2_SRCC_33_F3	F3	PL_DDR3_D21	23
IO_L15P_T2_DQS_33_E6	E6	PL_DDR3_DQS2_P	23
IO_L15N_T2_DQS_33_D5	D5	PL_DDR3_DQS2_N	23
IO_L16P_T2_33_D4	D4	PL_DDR3_D18	23
IO_L16N_T2_33_D3	D3	PL_DDR3_D23	23
IO_L17P_T2_33_E3	E3	PL_DDR3_D17	23
IO_L17N_T2_33_E2	E2	PL_DDR3_D16	23
IO_L18P_T2_33_E1	E1	PL_DDR3_DM2	23
IO_L18N_T2_33_D1	D1	PL_DDR3_D22	23
IO_L19P_T3_33_C4	C4	PL_DDR3_D31	23
IO_L19N_T3_VREF_33_C3	C3		
IO_L20P_T3_33_B5	B5	PL_DDR3_D27	23
IO_L20N_T3_33_B4	B4	PL_DDR3_D26	23
IO_L21P_T3_DQS_33_A5	A5	PL_DDR3_DQS3_P	23
IO_L21N_T3_DQS_33_A4	A4	PL_DDR3_DQS3_N	23
IO_L22P_T3_33_C2	C2	PL_DDR3_DM3	23
IO_L22N_T3_33_C1	C1	PL_DDR3_D30	23
IO_L23P_T3_33_B2	B2	PL_DDR3_D25	23
IO_L23N_T3_33_B1	B1	PL_DDR3_D29	23
IO_L24P_T3_33_A3	A3	PL_DDR3_D28	23
IO_L24N_T3_33_A2	A2	PL_DDR3_D24	23
IO_25_VRP_33_L4	L4	VRP_33	6

VTTVREF\_SODIMM




SOC\_Z7\_FF900\_IRONWOOD

BANK 34  
XC7Z045FF900

IO_0_VRN_34_M12	M12	NC	
IO_L1P_T0_34_B10	B10	PL_DDR3_A8	23
IO_L1N_T0_34_A10	A10	PL_DDR3_A13	23
IO_L2P_T0_34_B9	B9	PL_DDR3_A1	23
IO_L2N_T0_34_A9	A9	PL_DDR3_A3	23
IO_L3P_T0_DQS_PUDC_B_34_A8	A8	PL_CPU_RESET	38
IO_L3N_T0_DQS_34_A7	A7	PL_DDR3_BA2	23
IO_L4P_T0_34_C7	C7	PL_DDR3_CKE1	23
IO_L4N_T0_34_B7	B7	PL_DDR3_A11	23
IO_L5P_T0_34_C6	C6	PL_DDR3_A15	23
IO_L5N_T0_34_B6	B6	PL_DDR3_A5	23
IO_L6P_T0_34_C9	C9	PL_DDR3_ODT1	23
IO_L6N_T0_VREF_34_C8	C8		
IO_L7P_T1_34_J11	J11	PL_DDR3_S0_B	23
IO_L7N_T1_34_H11	H11	PL_DDR3_RAS_B	23
IO_L8P_T1_34_E11	E11	PL_DDR3_A2	23
IO_L8N_T1_34_D11	D11	PL_DDR3_A4	23
IO_L9P_T1_DQS_34_H12	H12	PL_DDR3_A12	23
IO_L9N_T1_DQS_34_G11	G11	PL_DDR3_A14	23
IO_L10P_T1_34_E10	E10	PL_DDR3_A0	23
IO_L10N_T1_34_D10	D10	PL_DDR3_CKE0	23
IO_L11P_T1_SRCC_34_G10	G10	PL_DDR3_CLK0_P	23
IO_L11N_T1_SRCC_34_F10	F10	PL_DDR3_CLK0_N	23
IO_L12P_T1_MRCC_34_D9	D9	PL_DDR3_CLK1_P	23
IO_L12N_T1_MRCC_34_D8	D8	PL_DDR3_CLK1_N	23
IO_L13P_T2_MRCC_34_H9	H9	SYSCLK_P	34
IO_L13N_T2_MRCC_34_G9	G9	SYSCLK_N	34
IO_L14P_T2_SRCC_34_F9	F9	PL_DDR3_A6	23
IO_L14N_T2_SRCC_34_E8	E8	PL_DDR3_A7	23
IO_L15P_T2_DQS_34_J8	J8	PL_DDR3_A9	23
IO_L15N_T2_DQS_34_H8	H8	PL_DDR3_S1_B	23
IO_L16P_T2_34_F8	F8	PL_DDR3_BA0	23
IO_L16N_T2_34_F7	F7	PL_DDR3_WE_B	23
IO_L17P_T2_34_E7	E7	PL_DDR3_CAS_B	23
IO_L17N_T2_34_D6	D6	PL_DDR3_A10	23
IO_L18P_T2_34_H7	H7	PL_DDR3_BA1	23
IO_L18N_T2_34_G7	G7	PL_DDR3_ODT0	23
IO_L19P_T3_34_L7	L7	PL_DDR3_D39	23
IO_L19N_T3_VREF_34_K7	K7		
IO_L20P_T3_34_J10	J10	PL_DDR3_D38	23
IO_L20N_T3_34_J9	J9	PL_DDR3_D35	23
IO_L21P_T3_DQS_34_L8	L8	PL_DDR3_DQS4_P	23
IO_L21N_T3_DQS_34_K8	K8	PL_DDR3_DQS4_N	23
IO_L22P_T3_34_K11	K11	PL_DDR3_D36	23
IO_L22N_T3_34_K10	K10	PL_DDR3_D32	23
IO_L23P_T3_34_L10	L10	PL_DDR3_D37	23
IO_L23N_T3_34_L9	L9	PL_DDR3_D33	23
IO_L24P_T3_34_L12	L12	PL_DDR3_DM4	23
IO_L24N_T3_34_K12	K12	PL_DDR3_D34	23
IO_25_VRP_34_M10	M10	PL_DDR3_TEMP_EVENT	23

VTTVREF\_SODIMM



VCC1V5\_PL

B3	VCCO_33_B3
E4	VCCO_33_E4
F1	VCCO_33_F1
H5	VCCO_33_H5
J2	VCCO_33_J2
L6	VCCO_33_L6


VCC1V5\_PL

A6	VCCO_34_A6
C10	VCCO_34_C10
D7	VCCO_34_D7
F11	VCCO_34_F11
G8	VCCO_34_G8
J12	VCCO_34_J12
K9	VCCO_34_K9

U1

SOC\_IRONWOOD\_FF900

VCC1V5\_PL



U1

SOC\_IRONWOOD\_FF900

Zynq Bank 33, 34



Title: Zynq Bank 33, 34 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 6 of 58	Drawn By BF	

SOC\_Z7\_FF900\_IRONWOOD




BANK 35  
XC7Z045FF900

- IO\_0\_VRN\_35\_K16
- IO\_L1P\_T0\_AD0P\_35\_L15
- IO\_L1N\_T0\_AD0N\_35\_L14
- IO\_L2P\_T0\_AD8P\_35\_J13
- IO\_L2N\_T0\_AD8N\_35\_H13
- IO\_L3P\_T0\_DQS\_AD1P\_35\_L13
- IO\_L3N\_T0\_DQS\_AD1N\_35\_K13
- IO\_L4P\_T0\_35\_J14
- IO\_L4N\_T0\_35\_H14
- IO\_L5P\_T0\_AD9P\_35\_K15
- IO\_L5N\_T0\_AD9N\_35\_J15
- IO\_L6P\_T0\_35\_J16
- IO\_L6N\_T0\_VREF\_35\_H16
- IO\_L7P\_T1\_AD2P\_35\_G17
- IO\_L7N\_T1\_AD2N\_35\_G16
- IO\_L8P\_T1\_AD10P\_35\_G15
- IO\_L8N\_T1\_AD10N\_35\_G14
- IO\_L9P\_T1\_DQS\_AD3P\_35\_G12
- IO\_L9N\_T1\_DQS\_AD3N\_35\_F12
- IO\_L10P\_T1\_AD11P\_35\_F13
- IO\_L10N\_T1\_AD11N\_35\_E12
- IO\_L11P\_T1\_SRCC\_35\_E13
- IO\_L11N\_T1\_SRCC\_35\_D13
- IO\_L12P\_T1\_MRCC\_35\_F15
- IO\_L12N\_T1\_MRCC\_35\_F14
- IO\_L13P\_T2\_MRCC\_35\_E16
- IO\_L13N\_T2\_MRCC\_35\_E15
- IO\_L14P\_T2\_AD4P\_SRCC\_35\_D15
- IO\_L14N\_T2\_AD4N\_SRCC\_35\_D14
- IO\_L15P\_T2\_DQS\_AD12P\_35\_F17
- IO\_L15N\_T2\_DQS\_AD12N\_35\_E17
- IO\_L16P\_T2\_35\_D16
- IO\_L16N\_T2\_35\_C16
- IO\_L17P\_T2\_AD5P\_35\_C17
- IO\_L17N\_T2\_AD5N\_35\_B16
- IO\_L18P\_T2\_AD13P\_35\_B17
- IO\_L18N\_T2\_AD13N\_35\_A17
- IO\_L19P\_T3\_35\_C14
- IO\_L19N\_T3\_VREF\_35\_C13
- IO\_L20P\_T3\_AD6P\_35\_C12
- IO\_L20N\_T3\_AD6N\_35\_B12
- IO\_L21P\_T3\_DQS\_AD14P\_35\_B15
- IO\_L21N\_T3\_DQS\_AD14N\_35\_A15
- IO\_L22P\_T3\_AD7P\_35\_C11
- IO\_L22N\_T3\_AD7N\_35\_B11
- IO\_L23P\_T3\_35\_B14
- IO\_L23N\_T3\_35\_A14
- IO\_L24P\_T3\_AD15P\_35\_A13
- IO\_L24N\_T3\_AD15N\_35\_A12
- IO\_25\_VRP\_35\_M16

VCC1V5\_PL

- A16 VCCO\_35\_A16
- B13 VCCO\_35\_B13
- D17 VCCO\_35\_D17
- E14 VCCO\_35\_E14
- H15 VCCO\_35\_H15
- L16 VCCO\_35\_L16

VTTVREF\_SODIMM




- K16 VRN\_35
- L15 XADC\_VAUX0P\_R
- L14 XADC\_VAUX0N\_R
- J13 XADC\_VAUX8P\_R
- H13 XADC\_VAUX8N\_R
- L13 XADC\_AD1\_R\_P
- K13 XADC\_AD1\_R\_N
- J14 XADC\_GPIO\_3
- H14 XADC\_GPIO\_0
- K15 GPIO\_SW\_CENTER
- J15 XADC\_GPIO\_1
- J16 XADC\_GPIO\_2
- H16
- G17 PL\_DDR3\_RESET\_B
- G16 PL\_DDR3\_D43
- G15 PL\_DDR3\_D44
- G14 PL\_DDR3\_DM5
- G12 PL\_DDR3\_DQS5\_P
- F12 PL\_DDR3\_DQS5\_N
- F13 PL\_DDR3\_D42
- E12 PL\_DDR3\_D45
- E13 PL\_DDR3\_D47
- D13 PL\_DDR3\_D46
- F15 PL\_DDR3\_D41
- F14 PL\_DDR3\_D40
- E16 PL\_DDR3\_D51
- E15 PL\_DDR3\_D49
- D15 PL\_DDR3\_D48
- D14 PL\_DDR3\_D54
- F17 PL\_DDR3\_DQS6\_P
- E17 PL\_DDR3\_DQS6\_N
- D16 PL\_DDR3\_D50
- C16 PL\_DDR3\_DM6
- C17 PL\_DDR3\_D52
- B16 PL\_DDR3\_D53
- B17 PL\_DDR3\_D55
- A17 GPIO\_LED\_0
- C14 PL\_DDR3\_D62
- C13
- C12 PL\_DDR3\_D57
- B12 PL\_DDR3\_D56
- B15 PL\_DDR3\_DQS7\_P
- A15 PL\_DDR3\_DQS7\_N
- C11 PL\_DDR3\_DM7
- B11 PL\_DDR3\_D61
- B14 PL\_DDR3\_D63
- A14 PL\_DDR3\_D59
- A13 PL\_DDR3\_D60
- A12 PL\_DDR3\_D58
- M16 VRP\_35


U1

SOC\_IRONWOOD\_FF900

VCC1V5\_PL



VRN\_35



VRP\_35

Zynq Bank 35



Title: Zynq Bank 35 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 7 of 58	Drawn By BF	

SOC\_Z7\_FF900\_IRONWOOD

BANK 109  
XC7Z045FF900

MGTXTXP0_109_AK10	
MGTXTXN0_109_AK9	
MGTXRXN0_109_AH10	
MGTXRXN0_109_AH9	
MGTXTXP1_109_AK6	
MGTXTXN1_109_AK5	
MGTXRXN1_109_AJ8	
MGTXRXN1_109_AJ7	
MGTXTXP2_109_AJ4	
MGTXTXN2_109_AJ3	
MGTXRXN2_109_AJ2	
MGTXTXP3_109_AK2	
MGTXTXN3_109_AK1	
MGTXRXN3_109_AE8	
MGTXRXN3_109_AE7	
MGTREFCLK0P_109_AD10	
MGTREFCLK0N_109_AD9	
MGTREFCLK1P_109_AF10	
MGTREFCLK1N_109_AF9	

AK10	FMC HPC DP0 C2M P	24
AK9	FMC HPC DP0 C2M N	24
AH10	FMC HPC DP0 M2C P	24
AH9	FMC HPC DP0 M2C N	24
AK6	FMC HPC DP1 C2M P	24
AK5	FMC HPC DP1 C2M N	24
AJ8	FMC HPC DP1 M2C P	24
AJ7	FMC HPC DP1 M2C N	24
AJ4	FMC HPC DP2 C2M P	24
AJ3	FMC HPC DP2 C2M N	24
AG8	FMC HPC DP2 M2C P	24
AG7	FMC HPC DP2 M2C N	24
AK2	FMC HPC DP3 C2M P	24
AK1	FMC HPC DP3 C2M N	24
AE8	FMC HPC DP3 M2C P	24
AE7	FMC HPC DP3 M2C N	24
AD10	FMC HPC GBTCLK0 M2C P	24
AD9	FMC HPC GBTCLK0 M2C N	24
AF10	NC	
AF9	NC	

U1

SOC\_IRONWOOD\_FF900

SOC\_Z7\_FF900\_IRONWOOD


BANK 110  
XC7Z045FF900

MGTXTXP0_110_AH2	
MGTXTXN0_110_AH1	
MGTXRXN0_110_AH6	
MGTXRXN0_110_AH5	
MGTXTXP1_110_AF2	
MGTXTXN1_110_AF1	
MGTXRXN1_110_AG4	
MGTXRXN1_110_AG3	
MGTXTXP2_110_AE4	
MGTXTXN2_110_AE3	
MGTXRXN2_110_AF6	
MGTXRXN2_110_AF5	
MGTXTXP3_110_AD2	
MGTXTXN3_110_AD1	
MGTXRXN3_110_AD6	
MGTXRXN3_110_AD5	
MGTREFCLK0P_110_AA8	
MGTREFCLK0N_110_AA7	
MGTREFCLK1P_110_AC8	
MGTREFCLK1N_110_AC7	

AH2	FMC HPC DP4 C2M P	24
AH1	FMC HPC DP4 C2M N	24
AH6	FMC HPC DP4 M2C P	24
AH5	FMC HPC DP4 M2C N	24
AF2	FMC HPC DP5 C2M P	24
AF1	FMC HPC DP5 C2M N	24
AG4	FMC HPC DP5 M2C P	24
AG3	FMC HPC DP5 M2C N	24
AE4	FMC HPC DP6 C2M P	24
AE3	FMC HPC DP6 C2M N	24
AF6	FMC HPC DP6 M2C P	24
AF5	FMC HPC DP6 M2C N	24
AD2	FMC HPC DP7 C2M P	24
AD1	FMC HPC DP7 C2M N	24
AD6	FMC HPC DP7 M2C P	24
AD5	FMC HPC DP7 M2C N	24
AA8	FMC HPC GBTCLK1 M2C P	24
AA7	FMC HPC GBTCLK1 M2C N	24
AC8	SI5324_OUT_C_P	43
AC7	SI5324_OUT_C_N	43

U1

SOC\_IRONWOOD\_FF900




SOC\_Z7\_FF900\_IRONWOOD

BANK 111  
XC7Z045FF900


MGTXTXP0_111_AB2	
MGTXTXN0_111_AB1	
MGTXRXN0_111_AC4	
MGTXRXN0_111_AC3	
MGTXTXP1_111_Y2	
MGTXTXN1_111_Y1	
MGTXRXN1_111_AB6	
MGTXRXN1_111_AB5	
MGTXTXP2_111_W4	
MGTXTXN2_111_W3	
MGTXRXN2_111_Y6	
MGTXRXN2_111_Y5	
MGTXTXP3_111_V2	
MGTXTXN3_111_V1	
MGTXRXN3_111_AA4	
MGTXRXN3_111_AA3	
MGTREFCLK0P_111_U8	
MGTREFCLK0N_111_U7	
MGTREFCLK1P_111_W8	
MGTREFCLK1N_111_W7	

AB2	FMC LPC DP0 C2M P	28
AB1	FMC LPC DP0 C2M N	28
AC4	FMC LPC DP0 M2C P	28
AC3	FMC LPC DP0 M2C N	28
Y2	SMA MGT TX P	
Y1	SMA MGT TX N	
AB6	SMA MGT RX P	
AB5	SMA MGT RX N	
W4	SFP TX P	
W3	SFP TX N	
Y6	SFP RX P	
Y5	SFP RX N	
V2		
V1		
AA4		
AA3		
U8	FMC LPC GBTCLK0 M2C C	8
U7	FMC LPC GBTCLK0 M2C C	8
W8	SMA MGT REFCLK P	44
W7	SMA MGT REFCLK N	44



U1

SOC\_IRONWOOD\_FF900




SOC\_Z7\_FF900\_IRONWOOD

BANK 112  
XC7Z045FF900


MGTXTXP0_112_T2	
MGTXTXN0_112_T1	
MGTXRXN0_112_V6	
MGTXRXN0_112_V5	
MGTXTXP1_112_R4	
MGTXTXN1_112_R3	
MGTXRXN1_112_U4	
MGTXRXN1_112_U3	
MGTXTXP2_112_P2	
MGTXTXN2_112_P1	
MGTXRXN2_112_T6	
MGTXRXN2_112_T5	
MGTXTXP3_112_N4	
MGTXTXN3_112_N3	
MGTXRXN3_112_P6	
MGTXRXN3_112_P5	
MGTREFCLK0P_112_N8	
MGTREFCLK0N_112_N7	
MGTREFCLK1P_112_R8	
MGTREFCLK1N_112_R7	
MGTAVTTRCAL_112_AB10	
MGTTRREF_112_AB9	

T2	PCIE TX3 P	42
T1	PCIE TX3 N	42
V6	PCIE RX3 P	42
V5	PCIE RX3 N	42
R4	PCIE TX2 P	42
R3	PCIE TX2 N	42
U4	PCIE RX2 P	42
U3	PCIE RX2 N	42
P2	PCIE TX1 P	42
P1	PCIE TX1 N	42
T6	PCIE RX1 P	42
T5	PCIE RX1 N	42
N4	PCIE TX0 P	42
N3	PCIE TX0 N	42
P6	PCIE RX0 P	42
P5	PCIE RX0 N	42
N8	PCIE CLK_Q0_P	42
N7	PCIE CLK_Q0_N	42
R8	NC	
R7	NC	
AB10		
AB9		



U1

SOC\_IRONWOOD\_FF900



Zynq MGT Banks



Title: Zynq MGT Banks  
SCHEM, ROHS COMPLIANT  
ZC706 EVALUATION PLATFORM


ASSY P/N: 0431760  
PCB P/N: 1280681  
SCH P/N: 0381513

Date: 9-27-2012\_17:23 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 8 of 58 Drawn By BF





SOC\_Z7\_FF900\_IRONWOOD

BANK 502  
XC7Z045FF900

PS_DDR_DRST_B_502_F25	F25	PS_DDR3_RESET_B		17,18,19,20
PS_DDR_DQ1_502_E25	E25	PS_DDR3_DQ3		17
PS_DDR_DQ0_502_A25	A25	PS_DDR3_DQ1		17
PS_DDR_DQ3_502_D25	D25	PS_DDR3_DQ6		17
PS_DDR_DQ2_502_B27	B27	PS_DDR3_DQ7		17
PS_DDR_DM0_502_C27	C27	PS_DDR3_DM0		17
PS_DDR_DQS_N0_502_B26	B26	PS_DDR3_DQS0_N		17
PS_DDR_DQS_P0_502_C26	C26	PS_DDR3_DQS0_P		17
PS_DDR_DQ5_502_E26	E26	PS_DDR3_DQ0		17
PS_DDR_DQ4_502_B25	B25	PS_DDR3_DQ5		17
PS_DDR_DQ7_502_E27	E27	PS_DDR3_DQ2		17
PS_DDR_DQ6_502_D26	D26	PS_DDR3_DQ4		17
PS_DDR_DQ9_502_A27	A27	PS_DDR3_DQ8		18
PS_DDR_DQ8_502_A29	A29	PS_DDR3_DQ10		18
PS_DDR_DQ11_502_A28	A28	PS_DDR3_DQ9		18
PS_DDR_DQ10_502_A30	A30	PS_DDR3_DQ13		18
PS_DDR_DM1_502_B30	B30	PS_DDR3_DM1		18
PS_DDR_DQS_N1_502_B29	B29	PS_DDR3_DQS1_N		18
PS_DDR_DQS_P1_502_C29	C29	PS_DDR3_DQS1_P		18
PS_DDR_DQ13_502_D30	D30	PS_DDR3_DQ12		18
PS_DDR_DQ12_502_C28	C28	PS_DDR3_DQ11		18
PS_DDR_DQ15_502_D29	D29	PS_DDR3_DQ14		18
PS_DDR_DQ14_502_D28	D28	PS_DDR3_DQ15		18
PS_DDR_A13_502_H23	H23	PS_DDR3_A13		17,18,19,20
PS_DDR_A14_502_J24	J24	PS_DDR3_A14		17,18,19,20
PS_DDR_A11_502_H24	H24	PS_DDR3_A11		17,18,19,20
PS_DDR_A12_502_K23	K23	PS_DDR3_A12		17,18,19,20
PS_DDR_A9_502_J23	J23	PS_DDR3_A9		17,18,19,20
PS_DDR_A10_502_G26	G26	PS_DDR3_A10		17,18,19,20
PS_DDR_A7_502_K22	K22	PS_DDR3_A7		17,18,19,20
PS_DDR_A8_502_F27	F27	PS_DDR3_A8		17,18,19,20
PS_DDR_A5_502_G24	G24	PS_DDR3_A5		17,18,19,20
PS_DDR_A6_502_H26	H26	PS_DDR3_A6		17,18,19,20
PS_DDR_A3_502_G25	G25	PS_DDR3_A3		17,18,19,20
PS_DDR_A4_502_J26	J26	PS_DDR3_A4		17,18,19,20
PS_DDR_VRP_502_M21	M21	PS_VRP	10	
PS_DDR_VRN_502_N21	N21	PS_VRN	10	
PS_DDR_CKP_502_K25	K25	PS_DDR3_CLK_P		17,18,19,20
PS_DDR_CKN_502_J25	J25	PS_DDR3_CLK_N		17,18,19,20
PS_DDR_A2_502_L27	L27	PS_DDR3_A2		17,18,19,20
PS_DDR_A1_502_K26	K26	PS_DDR3_A1		17,18,19,20
PS_DDR_A0_502_L25	L25	PS_DDR3_A0		17,18,19,20
PS_DDR_BA2_502_M25	M25	PS_DDR3_BA2		17,18,19,20
PS_DDR_BA1_502_M26	M26	PS_DDR3_BA1		17,18,19,20
PS_DDR_BA0_502_M27	M27	PS_DDR3_BA0		17,18,19,20
PS_DDR_ODT_502_L23	L23	PS_DDR3_ODT		17,18,19,20
PS_DDR_CS_B_502_N22	N22	PS_DDR3_CS_B		17,18,19,20
PS_DDR_CKE_502_M22	M22	PS_DDR3_CKE		17,18,19,20
PS_DDR_WE_B_502_N23	N23	PS_DDR3_WE_B		17,18,19,20
PS_DDR_CAS_B_502_M24	M24	PS_DDR3_CAS_B		17,18,19,20
PS_DDR_RAS_B_502_N24	N24	PS_DDR3_RAS_B		17,18,19,20
PS_DDR_DQ16_502_H27	H27	PS_DDR3_DQ16		19
PS_DDR_DQ17_502_G27	G27	PS_DDR3_DQ17		19
PS_DDR_DQ18_502_H28	H28	PS_DDR3_DQ18		19
PS_DDR_DQ19_502_E28	E28	PS_DDR3_DQ19		19
PS_DDR_DM2_502_H29	H29	PS_DDR3_DM2		19
PS_DDR_DQS_P2_502_G29	G29	PS_DDR3_DQS2_P		19
PS_DDR_DQS_N2_502_F29	F29	PS_DDR3_DQS2_N		19
PS_DDR_DQ20_502_E30	E30	PS_DDR3_DQ20		19
PS_DDR_DQ21_502_F28	F28	PS_DDR3_DQ21		19
PS_DDR_DQ22_502_G30	G30	PS_DDR3_DQ22		19
PS_DDR_DQ23_502_F30	F30	PS_DDR3_DQ23		19
PS_DDR_DQ24_502_J29	J29	PS_DDR3_DQ27		20
PS_DDR_DQ25_502_K27	K27	PS_DDR3_DQ24		20
PS_DDR_DQ26_502_J30	J30	PS_DDR3_DQ25		20
PS_DDR_DQ27_502_J28	J28	PS_DDR3_DQ26		20
PS_DDR_DM3_502_K28	K28	PS_DDR3_DM3		20
PS_DDR_DQS_P3_502_L28	L28	PS_DDR3_DQS3_P		20
PS_DDR_DQS_N3_502_L29	L29	PS_DDR3_DQS3_N		20
PS_DDR_DQ28_502_K30	K30	PS_DDR3_DQ28		20
PS_DDR_DQ29_502_M29	M29	PS_DDR3_DQ29		20
PS_DDR_DQ30_502_L30	L30	PS_DDR3_DQ30		20
PS_DDR_DQ31_502_M30	M30	PS_DDR3_DQ31		20
PS_DDR_VREF0_502_L22	L22			
PS_DDR_VREF1_502_L24	L24			


VCC1V5\_PS

A26	VCCO_DDR_502_A26
C30	VCCO_DDR_502_C30
D27	VCCO_DDR_502_D27
G28	VCCO_DDR_502_G28
H25	VCCO_DDR_502_H25
K29	VCCO_DDR_502_K29
L26	VCCO_DDR_502_L26
M23	VCCO_DDR_502_M23



U1

SOC\_IRONWOOD\_FF900

VTTVREF\_PS























VTTVREF\_PS



Zynq Bank 502



Title: Zynq Bank 502 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 10 of 58	Drawn By BF	



## Zynq Power Pins




<b>Title:</b> Zynq Power Pins SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		<b>ASSY P/N:</b> 0431760 <b>PCB P/N:</b> 1280681 <b>SCH P/N:</b> 0381513
<b>Date:</b>	9-27-2012_17:23	<b>Ver:</b> 1.0
<b>Sheet Size:</b> B		<b>Rev:</b> 01
<b>Sheet</b>	<b>11 of 58</b>	<b>Drawn By</b> BF




Sheet **12** of **58** Drawn By **BE**

BYPASS CAPACITORS


VCCINT 330uF (4)




VCCPINT 100uF (1), 4.7uF (3), 0.47uF (5)




VCCPAUX 100uF (1), 4.7uF (2), 0.47uF (3)




VCC0 PS 100uF (1), 4.7uF (1), 0.47uF (2)




VCC1V5\_PS 100uF (2), 4.7uF (3), 0.47uF (7)




VCCAUX 47uF (2)




VCCAUX\_IO 47uF (1)



VCCBRAM 100uF (2), 47uF (1), 4.7uF (6), 0.47uF (12)



VCCO P1 100uF (1), 4.7uF (2), 0.47uF (3)




Zynq Bypass Capacitors Page 1




Title: Zynq Bypass Capacitors Page 1 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513	
Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	13 of 58	Drawn By	BF


Bank 0 VCC3V3 100uF (1)




Bank 9 VADJ\_FPGA 100uF (1)




Bank 10 VADJ\_FPGA 100uF (1)




Bank 11 VADJ\_FPGA 100uF (1)




Bank 12 VADJ\_FPGA 100uF (1)




Bank 13 VADJ\_FPGA 100uF (1)




MGTAVCC 4.7uF (1)




MGTAVTT 4.7uF (1)




MGTVCCAUX 4.7uF (1)




Bank 33 VCC1V5\_PL 100uF (1)




Bank 34 VCC1V5\_PL 100uF (1)




Bank 35 VCC1V5\_PL 100uF (1)






Zynq Bypass Capacitors Page 2

			
Title:		Zynq Bypass Capacitors Page 2	
		SCHEM, ROHS COMPLIANT	
		ZC706 EVALUATION PLATFORM	
		ASSY P/N: 0431760	
		PCB P/N: 1280681	
		SCH P/N: 0381513	
Date:	9-27-2012_17:23		Ver: 1.0
Sheet Size: B			Rev: 01
Sheet 14 of 58			Drawn By BF



MIO[8:2] SELECTION HEADERS

20.5K resistors must be placed near middle of QSPI traces




Power Supervisor, Zynq Config Pins, Re


Title: Power Supervisor, Zynq Config Pins, ResetASSY P/N: 0431760  
SCHEM, ROHS COMPLIANT  
ZC706 EVALUATION PLATFORM

PCB P/N: 1280681  
SCH P/N: 0381513

Date: 9-27-2012_17:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 15 of 58	Drawn By BF











DDR3 PS Device 0

Title:		DDR3 PS Device 0	
SCHEM, ROHS COMPLIANT		ASSY P/N: 0431760	
ZC706 EVALUATION PLATFORM		PCB P/N: 1280681	
		SCH P/N: 0381513	
Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	17 of 58	Drawn By	BF










Dual Quad SPIs


Dual Quad SPIs





Title: Dual Quad SPIs SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 21 of 58	Drawn By BF	




SD Card Connector

Title: SD Card Connector SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 22 of 58	Drawn By BF	





When OE = 1  
Switch is Closed



ANSI/VITA 57.1 - Revised 2010  
FMC HPC Header, Rows A, B, C, D




Title: FMC HPC Header, Rows A, B, C, D  
SCHEM, ROHS COMPLIANT  
ZC706 EVALUATION PLATFORM

ASSY P/N: 0431760  
PCB P/N: 1280681  
SCH P/N: 0381513

Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	24 of 58	Drawn By	BF



FMC Power Good






ANSI/VITA 57.1 - Revised 2010  
FMC HPC Header, Rows E, F, G




Title:	FMC HPC Header, Rows E, F, G SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM	ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
--------	--	---


Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	25 of 58	Drawn By	BF



1


ANSI/VITA 57.1 - Revised 2010  
FMC HPC Header, Rows H, J, K

		
Title: FMC HPC Header, Rows H, J, K SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 26 of 58	Drawn By BF	







ANSI/VITA 57.1 - Revised 2010  
FMC HPC Header, GND

Title:		FMC HPC Header, GND SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM	
		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513	
Date:	9-27-2012_17:23		Ver: 1.0
Sheet Size:	B		Rev: 01
Sheet	27 of 58		Drawn By BF







CONFIGURATION MAPPING			
PIN	SETTING	CONFIGURATION	
CONFIG0	VCCO_MIO1	PHYAD[1]=1	PHYAD[0]=1
CONFIG1	EPHY_LED0	PHYAD[3]=0	PHYAD[2]=1
CONFIG2	GND	ENA_XC=0	PHYAD[4]=0
	EPHY_LED0	ENA_XC=0	PHYAD[4]=1
	VCCO_MIO1	ENA_XC=1	PHYAD[4]=1
CONFIG3	GND	RGMII_TX=0	RGMII_RX=0
	EPHY_LED0	RGMII_TX=0	RGMII_RX=1
	EPHY_LED1	RGMII_TX=1	RGMII_RX=0
	VCCO_MIO1	RGMII_TX=1	RGMII_RX=1

2



1



GEM / MDIO




Title: GEM / MDIO SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 29 of 58	Drawn By BF	


2 SEE CONFIGURATION MAPPING TABLE FOR JUMPER SETTINGS

1 TEST PORT: IF USING THE TEST PORT INSTALL 49.9 OHM PULLDOWN RESISTORS ON HSDAC\_P AND HSDAC\_N.


GEM / MDIO - POWER & DECOUPLING




AVDDX, AVDDR, AVDDC




AVDD





MAGNETICS / RJ45



VDDO, VDDOR




DVDD



GEM / MDIO


Title: GEM / MDIO SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 30 of 58	Drawn By BF	

USB 2.0 ULPI TRANSCEIVER AND CONNECTOR




USB ULPI



Title: USB ULPI SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 31 of 58	Drawn By BF	








SIT9102AI-243N25E200.0000



Clocks




Title: Clocks		ASSY P/N: 0431760	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280681	
ZC706 EVALUATION PLATFORM		SCH P/N: 0381513	
Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	34 of 58	Drawn By	BF



XADC Header and Reference

Title: XADC Header and Reference SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 35 of 58	Drawn By BF	





## IIC Real Time Clock, Port Expander




Title: IIC Real Time Clock, Port Expander SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM

ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513

Date: 9-27-2012\_17:23 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 37 of 58 Drawn By BF




## GPIO, Level Shifters



Title: GPIO, Level Shifters SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 38 of 58	Drawn By: BF	



## ARM PJTAG Header



## ARM PJTAG Header, PMOD1




Title: ARM PJTAG Header, PMOD1 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM

ASSY P/N: 0431760  
PCB P/N: 1280681  
SCH P/N: 0381513

Date: 9-27-2012\_17:23 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 39 of 58 Drawn By BF





USB UART

Title: USB UART SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 40 of 58	Drawn By BF	







## PCIE x4 Card edge




Title:	PCIe x8 Card edge	ASSY P/N:	0431760
	SCHEM, ROHS COMPLIANT	PCB P/N:	1280681
	ZC706 EVALUATION PLATFORM	SCH P/N:	0381513

Date:	9-27-2012_17:23	Ver:	1.0
-------	-----------------	------	-----



Sheet Size: B	Rev: 01
---------------	---------

Sheet	<b>42</b>	of	<b>58</b>	Drawn By	<b>BF</b>
-------	-----------	----	-----------	----------	-----------




5324 Clock Recovery


Title: 5324 Clock Recovery SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 43 of 58	Drawn By BF	



Place near FMC connectors




SMA and Testpoints


					
Title:		SMA and Testpoints		ASSY P/N: 043176	
		SCHEM, ROHS COMPLIANT		PCB P/N: 128068	
		ZC706 EVALUATION PLATFORM		SCH P/N: 038151	
Date:		9-27-2012_17:23		Ver: 1.0	
Sheet Size: B				Rev: 01	
Sheet		44 of 58		Drawn By BF	

XADC I/F MONITORING CIRCUIT PAGE 1


VCCINT 0A-16A => CS = 0V - 0.8V G=10, Rg=11K  
VCCINT 0A-8A => CS = 0V - 0.8V G=20, Rg=5.23K




VCCAUX 0A-4A => CS = 0V - 1V  
G=50, Rg=2.05K



VCC1V5\_PL 0A-2A => CS = 0V - 1V  
G=100, Rg=1.00K




VADJ\_FPGA 0A-2A => CS = 0V - 1V  
G=100, Rg=1.00K



CONTROLLER #1






VCC3v3\_FPGA 0A-2A => CS = 0V - 1V  
G=100, Rg=1.0K



XADC I/F Monitoring Page 1


Title:	XADC I/F Monitoring Page 1 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM
ASSY P/N:	0431760
PCB P/N:	1280681
SCH P/N:	0381513
Date:	9-27-2012_17:23
Ver:	1.0
Sheet Size:	B
Rev:	01
Sheet	45 of 58
Drawn By	BF

XADC I/F MONITORING CIRCUIT PAGE 2



XADC I/F Monitoring Page 2

Title: XADC I/F Monitoring Page 3 SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513
Date: 9-27-2012_17:23	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 46 of 58	Drawn By BF	




Level Shifters


Title:		Level Shifters	
SCHEM, ROHS COMPLIANT		ASSY P/N: 0431760	
ZC706 EVALUATION PLATFORM		PCB P/N: 1280681	
		SCH P/N: 0381513	
Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	47 of 58	Drawn By	BF












Note 1: See LMZ22010 datasheet  
pg. 22 for AGND connection  
to GND

Note 2: See LMZ22010 datasheet  
pg. 22 for CAP placement

See LMZ22010 datasheet  
pg. 22 for Rfbb Vout-set resistor  
placement close to package

# VCC1V8 / VCCAUX 1.8V


Title: VCC1V8/VCCAUX 1.8V SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM	
ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513	
Date: 9-27-2012_17:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 51 of 58	Drawn By BF




# VCC1V5\_PL 1.5V



Title: VCC1V5_PL 1.5V SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513	
Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	52 of 58	Drawn By	BF





Note 1: See LMZ22010 datasheet  
pg. 22 for AGND connection  
to GND


Note 2: See LMZ22010 datasheet  
pg. 22 for CAP placement

Place scaling resistors near U48  
(SCALE FACTOR = 0.606)

See LMZ22010 datasheet  
pg. 22 for Rfbb Vout-set resistor  
placement close to package



# VCC3V3/VCC3V3\_FPGA 3.3V

Title: VCC3V3/VCC3V3_FPGA 3.3V SCHEM, ROHS COMPLIANT ZC706 EVALUATION PLATFORM		ASSY P/N: 0431760 PCB P/N: 1280681 SCH P/N: 0381513	
Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	54 of 58	Drawn By	BF



Dual switching supplies

Title: Dual switching supplies	
ZC706 EVALUATION PLATFORM	
SCHEM, ROHS COMPLIANT	
ASSY P/N: 0431760	
PCB P/N: 1280681	
SCH P/N: 0381513	
Date: 9-27-2012_17:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 55 of 58	Drawn By BF



## Linear Power Supplies Page 1



Title: Linear Power Supplies Page 1  
SCHEM, ROHS COMPLIANT  
ZC706 EVALUATION PLATFORM






ASSY P/N: 0431760  
PCB P/N: 1280681  
SCH P/N: 0381513

Date: 9-27-2012\_17:23 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 56 of 58 Drawn By BF





Date:	9-27-2012_17:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	57 of 58	Drawn By	BF

