

## 1. Main Parameters

Register file endianness: little endian

Address bus width: 10 bits

Data bus width: 32 bits

## 2. Memory Map

Section name	Address(es) / Address Ranges	Register name
info	0x000	tag
	0x004	fid
	0x008	version
	0x00C	capability
	0x010	scratchpad
fpga	0x020	version
	0x024	build_id
	0x028	device
	0x02C	board_info
interrupts	0x040	ctrl
	0x044, 0x048	status (1:0)
	0x04C, 0x050	enable (1:0)
	0x054, 0x058	mask (1:0)
interrupt_queue	0x060	control
	0x064	cons_idx
	0x068	addr_low
	0x06C	addr_high
tlp	0x070	timeout
	0x074	transaction_abort_cntr
spi	0x0E0	SPIREGIN
	0x0E8	SPIREGOUT
axi_window [0]	0x100	ctrl
	0x104	pci_bar0_start
	0x108	pci_bar0_stop
	0x10C	axi_translation
axi_window [1]	[0x110 - 0x11C]	...
axi_window [2]	[0x120 - 0x12C]	...
axi_window [3]	[0x130 - 0x13C]	...
debug	0x200	input
	0x204	output

### 3. Registers definition

## Section: info

## PCIe2AxiMaster IP-Core general information

Address Range: [0x000 - 0x010]

Description:

This section contains all the register related to the IP-Core identification and capability listing.

## tag

## Matrox Tag Identifier

Address: section "info" base address + 0x000

Description:

This register contains the Matrox tag identifier string. Very convenient in debug mode for identifying the IP-Core register space.

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

<b>value (23:0)</b> <i>STATIC</i>	Tag value	
	This is a 3 character string. The value is "MTX"	
Value at Reset:	0x58544d	
Possible Values:	0x58544D	MTX ASCII string

Address: section "info" base address + 0x004

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (31:0)	
STATIC	
Value at Reset:	0x0

Address: section "info" base address + 0x008

Description:

Register file version composed of 3 sub-fields

Major version

Minor version

sub-minor version

v0.1.0 : First registerfile revision

v0.2.0 : Added the fpga/board\_info register

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
major(7:0)							
15	14	13	12	11	10	9	8
minor(7:0)							
7	6	5	4	3	2	1	0
sub_minor(7:0)							

<b>major (7:0)</b>	Major version	
<i>STATIC</i>	Indicates a major register file change that breaks software compatibility.	
Value at Reset:	0x0	
Possible Values:	Any Value	

<b>minor (7:0)</b>	Minor version	
<i>STATIC</i>	Indicates a minor register file change that do not break software compatibility.	
Value at Reset:	0x9	
Possible Values:	Any Value	

<b>sub_minor (7:0)</b>	Sub minor version	
<i>STATIC</i>	Indicates	
Value at Reset:	0x0	
Possible Values:	Any Value	

Address: section "info" base address + 0x00C

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
value(7:0)							

value (7:0)	
STATIC	
Value at Reset:	0x0

Address: section "info" base address + 0x010

Description:

R/W software debug register. Writing or reading to that register has no effect on the hardware.

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

<b>value (31:0)</b>		
<i>RW</i>		
Value at Reset:	0x0	
Possible Values:	Any Value	

Address Range: [0x020 - 0x02C]

**version****Register file version**

Address: section "fpga" base address + 0x000

Description:

Register file version composed of 3 sub-fields

Major version

Minor version

sub-minor version

31	30	29	28	27	26	25	24
firmware_type(7:0)							
23	22	21	20	19	18	17	16
major(7:0)							
15	14	13	12	11	10	9	8
minor(7:0)							
7	6	5	4	3	2	1	0
sub_minor(7:0)							

<b>firmware_type (7:0)</b>	Firmware type	
<i>RO</i>		
Possible Values:	0x0	Driver update
	0x1	NPI Golden firmware
	0x2	Engineering firmware
	Others	Reserved

<b>major (7:0)</b>	Major version	
<i>RO</i>	Indicates a major register file change that breaks software compatibility.	
Possible Values:	Any Value	

<b>minor (7:0)</b>	Minor version	
<i>RO</i>	Indicates a minor register file change that do not break software compatibility.	
Possible Values:	Any Value	

<b>sub_minor (7:0)</b>	Sub minor version	
<i>RO</i>	Indicates	
Possible Values:	0x1	

Address: section "fpga" base address + 0x004

#### Description:

The build ID is a unique incrementing 32 bits number used to identify an FPGA firmware. This value is simply the Unix time stamp (Unix Epoch)

Unix time (also known as POSIX time or UNIX Epoch time) is a system for describing a point in time, defined as an approximation of the number of seconds that have elapsed since 00:00:00 Coordinated Universal Time (UTC), Thursday, 1 January 1970.

For more info [https://en.wikipedia.org/wiki/Unix\\_time](https://en.wikipedia.org/wiki/Unix_time)

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

<b>value (31:0)</b>		
<i>RO</i>		
Possible Values:	Any Value	



device

Address: section "fpga" base address + 0x008

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
id(7:0)							

id (7:0) RO	Manufacturer FPGA device ID	
	Lookup table providing the FPGA device ID. The value is user defined (project specific) and specified outside of this document.	
Possible Values:	Any Value	Define outside of this document

Address: section "fpga" base address + 0x00C

Description:

This register report board specific information

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				capability(3:0)			

<b>capability (3:0)</b>	Board capability	
<i>RO</i>	Report the board capability (Connected to the board strapping)	
Possible Values:	0x0	2 ToE Ports available
	0x1	4 ToE ports available
	Others	Reserved

## Section: interrupts

Address Range: [0x040 - 0x058]

Description:

Mapping provided in the system instantiating this IP.

### ctrl

Address: section "interrupts" base address + 0x000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
num_irq(6:0)							global_mask

num_irq (6:0) RO	Number of IRQ	
	Indicated the total number of IRQ connected to the pcie2AxiMaster	

global_mask RW	Global Mask interrupt	
Value at Reset:	0x1	
Possible Values:	0x0	Any enabled interrupt will bi signaled to the host
	0x1	No active interrupt is signaled to the host

Address: section "interrupts" base address + 0x004 + (index \* 0x4)

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (31:0)	
RW2C	
Value at Reset:	0x0

Address: section "interrupts" base address + 0x00C + (index \* 0x4)

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

<b>value (31:0)</b>	
<i>RW</i>	
Value at Reset:	0x0

Address: section "interrupts" base address + 0x014 + (index \* 0x4)

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (31:0)	
RW	
Value at Reset:	0x0

## Section: interrupt\_queue

Address Range: [0x060 - 0x06C]

Description:

This section controls the behavior of the interrupt queue

### control

Address: section "interrupt\_queue" base address + 0x000

31	30	29	28	27	26	25	24
nb_dw(7:0)							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							enable

<b>nb_dw (7:0)</b> <i>STATIC</i>	Number of DWORDS
	This is the number of 32-bit DW used to represent all interrupt sources. It is used by the driver to know how to split the data of the interrupt queue in interrupt events.
	This number should always be a power of 2 to simplify the hardware implementation and avoid having a single interrupt event split by the wrap-around boundary.
Value at Reset:	0x1

<b>enable</b> <i>RW</i>	QInterrupt queue enable
	This bit is used to enable the interrupt queue. When disabled, the interrupt will behave in a legacy way where all interrupts are merged into interrupt status register and driver has to read the status register to know the interrupt sources.
	To reset the interrupt queue, the driver should disable the queue and re-enable it. This will cause the producer index to be reset to 0 internally in the hardware. The driver should write the whole queue area to 0 to make sure it does not mis-interpret the data in the queue as events when the queue is turned back to on.
Value at Reset:	0x0

Address: section "interrupt\_queue" base address + 0x004

Description:

The consumer index indicates up to which element of interrupt queue array it can write. Element in the queue between CONS\_IDX (included) and PROD\_IDX (not included) belong to the driver and are not written by the hardware.

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						cons_idx(9:8)	
7	6	5	4	3	2	1	0
cons_idx(7:0)							


<b>cons_idx (9:0)</b>	
<i>RW</i>	When turning on the interrupt queue, the driver should first write this index to value 1023 (0X3FF) to indicate that the queue is empty.
Value at Reset:	0x0



addr\_low

Address: section "interrupt\_queue" base address + 0x008

Description:  
This is the lower part of the address in host memory where the PCIe device writes the interrupt queue. It has to be aligned on 4K bytes boundary.




addr (31:0) RW (31:12) RO (11:0)	
Value at Reset:	0x0

addr\_high

Address: section "interrupt\_queue" base address + 0x00C

Description:  
This is the high part of the address in host memory where the PCIe device writes the interrupt queue. It must be written to 0 if the queue resides in the first 4 GB of memory.



addr (31:0)	
RW	
Value at Reset:	0x0

Address Range: [0x070 - 0x074]

Description:

This section contains the registers related to the TLP transactions logic.

## timeout

## TLP transaction timeout value

Address: section "tlp" base address + 0x000

Description:

Set the time out value.

When a transaction is initiate the counter is incremented at every. Each count tick is 16 ns. The reset value is 500 ms

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

<b>value (31:0)</b>	TLP timeout value	
<i>RW</i>	Units are in clock tick. 1 Clock tick = 16 ns.	
Value at Reset:	0x1DCD650	
Possible Values:	0x1DCD650	500 ms

Address: section "tlp" base address + 0x004

#### Description:

This register calculate the number of transaction that aborted du to a transaction timeout or an internal error. This purpose of this counter is mainly for debugging. Transaction abort should not occur in normal operation.

31	30	29	28	27	26	25	24
clr	value(30:24)						
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

<b>clr</b> <i>WO/AutoClr</i>	Clear transaction abort counter value	
	This write autoclear field reset the counter value to 0.	
Possible Values:	0x0	No effect
	0x1	clr the counter value to 0

<b>value (30:0)</b> <i>RO</i>	Counter value	
Possible Values:	Any Value	

## Section: spi

Address Range: [0x0E0 - 0x0EC]

### SPIREGIN

### SPI Register In

Address: section "spi" base address + 0x000

31	30	29	28	27	26	25	24
Reserved						SPI_OLD_ENABLE	SPI_ENABLE
23	22	21	20	19	18	17	16
Reserved	SPIRW	SPICMDDONE	Reserved		SPISEL	Reserved	SPITXST
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
SPIDATAW(7:0)							

<b>SPI_OLD_ENABLE</b> <i>STATIC</i>							
	This bit is a placeholder for the SPI_ENABLE in older version of the code. It is used both to define a field position in the .h file generated and to mark the bit as reserved in the register file to guarantee that the bit will not be re-used in the future.						
Value at Reset:	0x0						

<b>SPI_ENABLE</b> <i>RW</i>	<b>SPI_ENABLE</b>						
	This bit enables the Output enable of the pin of the FPGA. This is needed to put the SPI interface in hi-Z when not using it.  Note that this bit has been moved from bit 24 to bit 25 so the existing software will not be compatible with new hardware and there will be no SPI transaction if old software is run over new hardware.						
Value at Reset:	0x0						
Possible Values:	0x0	The SPI interface is disabled					
	0x1	The SPI interface is enabled					

<b>SPIRW</b> <i>RW</i>	<b>SPI Read Write</b>						
	Specify the SPI transfer type (read or write access).						
Value at Reset:	0x0						
Possible Values:	0x0	Write Access					
	0x1	Read Access					

<b>SPICMDDONE</b> <i>RW</i>	<b>SPI CoMmaD DONE</b>						
	Specify the last transaction for an SPI command sequence.						
Value at Reset:	0x0						

<b>SPISEL</b>	SPI active channel SElection
<i>RW</i>	Selects the active SPI x channel.
Value at Reset:	0x0

<b>SPITXST</b>	SPI SPITXST Transfer STart
<i>WO/AutoClr</i>	Start an SPI transaction when 1 is written

<b>SPIDATAW (7:0)</b>	SPI Data byte to write
<i>RW</i>	This is the data byte to be written.
Value at Reset:	0x0

Address: section "spi" base address + 0x008

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						SPI_WB_CAP	SPIWRD
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
SPIDATARD(7:0)							

<b>SPI_WB_CAP</b> <i>RO</i>	SPI Write Burst CAPable						
	This register informs if the SPI core is able to write burst of 256 bytes to the SPI device (Write page), without requiring register polling between command, adress and data bytes in the write page command.						
Possible Values:	0x0	This fpga can't do write burst					
	0x1	This fpga is capable of doing write burst					

<b>SPIWRD</b> <i>RO</i>	SPI Write or Read Transfer Done						
	Specify if there is a transfer in progress.						
Possible Values:	0x0	Transfer in progress					
	0x1	No transfer in progress					

<b>SPIDATARD (7:0)</b> <i>RO</i>	SPI DATA Read byte OUTput						
	This is the data read byte from the SPI						

Section: axi\_window (3 : 0)

Address Range: [0x100 - 0x10C]  
repeated 4 times at every 0x100 (index \* 0xd) base address

ctrl PCIe Bar 0 start address

Address: section "axi\_window" base address + 0x000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							enable

enable	
RW	
Value at Reset:	0x0



Address: section "axi\_window" base address + 0x004

31	30	29	28	27	26	25	24
Reserved						value(25:24)	
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (25:0)	
RW (25:2)	
RO (1:0)	
Value at Reset:	0x0

Address: section "axi\_window" base address + 0x008

31	30	29	28	27	26	25	24
Reserved						value(25:24)	
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (25:0)	
RW (25:2)	
RO (1:0)	
Value at Reset:	0x0

Address: section "axi\_window" base address + 0x00C

Description:  
32 bits window offset in the axi space

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (31:0) RW (31:2) RO (1:0)	
Value at Reset:	0x0

Section: debug

Address Range: [0x200 - 0x204]

input

debug input signals

Address: section "debug" base address + 0x000

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (31:0)	
RO	

output

Address: section "debug" base address + 0x004

31	30	29	28	27	26	25	24
value(31:24)							
23	22	21	20	19	18	17	16
value(23:16)							
15	14	13	12	11	10	9	8
value(15:8)							
7	6	5	4	3	2	1	0
value(7:0)							

value (31:0)	
RW	
Value at Reset:	0x0