


IRIS3 ByT CPU Board

Revision 1.30 (Official Release)  
December 21, 2016

MATROX CONFIDENTIAL

INDEX


p.1 BLOCK\_DIAGRAM  
p.2 POWER DISTRIBUTION  
p.3 BAY TRAIL SOC [1 OF 9]  
p.4 BAY TRAIL SOC [2 OF 9]  
p.5 BAY TRAIL SOC [3 OF 9]  
p.6 BAY TRAIL SOC [4 OF 9]  
p.7 BAY TRAIL SOC [5 OF 9]  
p.8 BAY TRAIL SOC [6 OF 9]  
p.9 BAY TRAIL SOC [7 OF 9]  
p.10 BAY TRAIL SOC [8 OF 9]  
p.11 BAY TRAIL SOC [9 OF 9]  
p.12 SOC DDR0 MD 0123  
p.13 SOC DDR0 MD 4567  
p.14 SOC DDR0 RTT  
p.15 BIOS\_SPI\_FLASH  
p.16 XDP DEBUG PORT  
p.17 MTG HOLES  
p.18 LEVEL\_SHIFTERS  
p.19 SLEEP CONTROL  
p.20 MOBO INFO  
p.21 EMMC  
p.22 ARES FPGA [1 OF 3]  
p.23 ARES FPGA [2 OF 3]  
p.24 ARES FPGA [3 OF 3]  
p.25 ARES FPGA MGT POWER & MISC  
p.26 ARES FPGA DDR2  
p.27 GIGE\_CTLR  
p.28 TEST COUPONS  
p.29 JTAG SCHEME  
p.30 LEDS  
p.31 PMIC DCD  
p.32 PMIC MISC  
p.33 PMIC LDO  
p.34 PMIC DPU  
p.35 DAUGHTERCARD\_EXPANSION  
p.36 SENSOR BOARD CONNECTOR  
p.37 REVISION HISTORY [1 OF 2]  
p.38 REVISION HISTORY [2 OF 2]





CC1U0WMM5:	0402 (1.0x0.5), 16V, 0.64mm max thickness (Venkel)
CC2U2WMM3:	0402 (1.0x0.5), 16V, 0.6mm max thickness
CC2U2WMM1:	0603 (1.6x0.8), 16V, 1.02mm max thickness (Venkel)
CC4U7WMM3:	0402 (1.0x0.5), 6.3V, 0.64mm max thickness (Venkel)
CC10UWMM6:	0603 (1.6x0.8), 6.3V, 1.02mm max thickness (Venkel)
CC10UWMM8:	0402 (1.0x0.5), 10V, 0.7mm max thickness
CC22UWMM7:	0805 (2.0x1.25), 6.3V, 1.52mm max thickness (Venkel)
CC47UWMM2:	0805 (2.0x1.25), 6.3V, 1.4mm max thickness


PCU SMBus	Refdes	Page	Address
DDR3L SPD EEPROM	A501	14	1010000b (50h)
MB Temperature sensor	A505	20	1001101b (4Dh)
DC Temperature sensor	Axxx	xx	1001100b (4Ch)
MB Info EEPROM	A2	20	1010100b (54h)
DC Info EEPROM	Axxx	xx	1010101b (55h)
SIO I2C	Refdes	Page	Address
PMIC	A515	32	1011110b (5Eh)


REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED
A	7478-91-0100	POL			


DRAWN P-O.Lessard		 <b>MATROX</b> 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4		
PROJECT TRIS3				
GROUP <b>Imaging</b>		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.		
CHECKED Jean-Philippe Gagnon				
ING# 127861				
TITLE <b>BLOCK DIAGRAM</b>				
SIZE <b>B</b>	DATE 2016-12-21	DRAWING NO 7478 -04- 01	REV A	SHEET 1 OF 38














```

Form Cable USBII is used (located on IS Board)

_TDO                                22:36

TDO                                36
                                22:36
TDI                                22
                                22:36



SUSPWRDNACK                        32


LP_S4_N                            32
LP_S3_N                            32

_WAKE_N                            27

PWRBTN#                            32
RST_N                              16:23
LTRST_N                            16:18:32

```



DRAWN JP Gagnon			MATROX	
PROJECT TRIS3			1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.		
CHECKED Jean-Philippe Gagnon				
ENG# 127861				
SIZE B	DATE 2016-12-21	TITLE BAY TRAIL SoC [5 OF 9]		
		DRAWING NO 7478 -04- 01	REV A	SHEET 7 OF 38







1 2 3 4 5 6 7 8

D

C

B

A

1 2 3 4 5 6 7 8

REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED
A	7478-91-0100	POL			

Hardware Straps  
All straps are sampled on the rising edge of PMC\_CORE\_PWROK  
Defaults are based on internal termination

Bios Boot Selection, GPIO\_S0\_SC63 (LPE\_I2S2\_FRM)  
0 = LPC  
1 = SPI (Default)

Security Flash Descriptors, GPIO\_S0\_SC65 (LPE\_I2S2\_DATAOUT)  
0 = Override  
1 = Normal Operation (Default)  
\*See jumper on sheet 7

LPE\_I2S2\_FRM = GPIO\_S0\_SC63  
LPE\_I2S2\_DATAOUT = GPIO\_S0\_SC65

TP\_BIOS\_BOOTSEL

OVRD\_DESC

H\_PROCHOT\_N


7 32


DRAWN		PROJECT		GROUP		CHECKED		TITLE	
JP Gagnon		IRIS3		Imaging		Jean-Philippe Gagnon		BAY TRAIL SoC	
SIZE		DATE		DRAWING NO		REV		SHEET	
B		2016-12-21		7478-04-01		A		10 OF 38	


MATROX  
1055 BOUL. ST-REGIS  
DORVAL, QUEBEC H9P 2T4

THIS DRAWING IS THE PROPERTY OF MATROX  
ELECTRONICS SYSTEMS AND MAY NOT BE  
REPRODUCED OR USED FOR MANUFACTURING  
WITHOUT WRITTEN PERMISSION FROM MATROX.

8 OF 9









DRAWN JP Gagnon				MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS3		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.			
GROUP Imaging		TITLE SoC DDR3L Memory Down B4-7			
CHECKED Jean-Philippe Gagnon ING# 127861					
SIZE B	DATE 2016-12-21	DRAWING NO 7478 -04- 01		REV A	SHEET 13 OF 38






Depopulating Debug Port: Debug Port Design Guide (DPDG) Revision 2.1 p.8

REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED
A	7478-91-0100	POL			



SUB=XDP


DRAWN JP Gagnon				MATROX	
PROJECT TRIS3				1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.			
CHECKED Jean-Philippe Gagnon					
ING# 127861					
SIZE	DATE	TITLE			
B	2016-12-21	XDP DEBUG PORT			
DRAWING NO		REV	SHEET		
7478 -04- 01		A	16 OF 38		




























GigE Controller I210 MoBo  
(Springville)

REVISIONS

REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED
A	7478-91-0100	POL			



DRAWN JP Gagnon	 <b>MATROX</b> 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4		
PROJECT IRIS3	THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.		
GROUP Imaging	TITLE GigE MAC & PHY MoBo		
CHECKED Jean-Philippe Gagnon	DRAWING NO 7478-04-01		
ING# 127861	DATE 2016-12-21	REV A	SHEET 27 OF 38















REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED
A	7478-91-0100	POL			






LDO0-4,6 Rdis = 10k-ohm  
LDO5 Rdis = 80-ohm  
DCD0-2 Rdis = 280-ohm  
DCD5 Rdis = 850-ohm  
DCD6 Rdis = 800-ohm


DRAWN P-O. Lessard		 <div style="text-align: right;"> <b>MATROX</b>          1055 BOUL. ST-REGIS          DORVAL, QUEBEC H9P 2T4       </div>	
PROJECT IRIS3			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED Jean-Philippe Gagnon ENG 127861			
SIZE	DATE	TITLE  <div style="text-align: center; font-size: 1.5em;">PMIC LDO</div>	
B	2016-12-21		
DRAWING NO		REV	SHEET
7478 -04- 01		A	33 OF 38




REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED
A	7478-91-0100	POL			




td1: No specific requirement for td1 (suggested to use VSYS PG)  
td2: Pulse duration must exceed 30ms deglitch (td2=50ms suggested)  
td3: Automatic 500ms delay inserted after 30ms deglitch

DRAWN <b>JP Gagnon</b>		 <div style="text-align: right;"> <b>MATROX</b>          1055 BOUL. ST-REGIS          DORVAL, QUEBEC H9P 2T4       </div>	
PROJECT <b>IRIS3</b>			
GROUP <b>Imaging</b>		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED <b>Jean-Philippe Gagnon</b> INCH 127861			
SIZE <div style="font-size: 48pt; font-weight: bold; text-align: center;">B</div>	DATE 2016-12-21	TITLE <div style="text-align: center;"> <b>Daughtercard Expansion</b> </div>	
DRAWING NO 7478 -04- 01		REV A	SHEET 35 OF 38




D	1	2	3	4	5	6	7	8					
								REVISIONS					
								REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED
								A	7478-91-0100	POL			
C													
B													
A													

Revision History					
Y7478-00 Rev.A:					
R1.00: First Release					
R1.10: Bring-up changes					
XDP: V1P80_A Rpu on SYS_RST_N is now NI (poss.leakage V1P80_S)					
Board ID EEPROM: now installed by default					
eMMC: increased to 32GB					
+VBAT: Rs is now split MB+DC (500+500)					
Bug: same net for DS1-AN and DS2-AN (see PMB 7478-90-000)					
Y7478-0001 Rev.A: ECR# 7478-92-0001					
R1.20:					
XDP: When used, disconnect CLEAR_CMOS_N from XDP conn.					
PCB change:					
Removed STATUS_GLED_AN net segment on L3 (DS1-AN/DS2-AN bug)					
R1.30:					
Reduced bulk capacitance on VCORE (-2x 47uF)					
Reduced bulk capacitance on VGFX (-2x 47uF)					
Enabled SoC access to JTAG chain (ISB changes also needed)					
R1.40:					
Moved to 64GB eMMC (32GB pSLC operation)					
Y7478-01 Rev.A: ECO# 7478-91-0100					
R1.00: First Release					
R1.01:					
Changed p/n for C53 (same value, but valid part)					
R1.10:					
Updated SMBus pull-up and damping values					
Removed resistor strapping on JTAG debug signals (not used)					
R1.20:					
Changes following VCORE/VGFX (IMVP7/VR12) qualification					
R1.30:					
Adjusted VSM, V1P00 and V3P30 (reduced ripple)					

DRAWN		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4			
JP Gagnon					
PROJECT		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.			
IRIS3					
GROUP		TITLE			
Imaging					
CHECKED		REVISION HISTORY [1 OF 2]			
Jean-Philippe Gagnon					
ING# 127861		DRAWING NO 7478 -04- 01			
SIZE					
DATE		REV A			
2016-12-21					
B		SHEET 37 OF 38			

Revision History
Y7478-00 Rev.A: R1.00: First Release R1.10: Bring-up changes XDP: V1P80_A Rpu on SYS_RST_N is now NI (poss.leakage V1P80_S) Board ID EEPROM: now installed by default eMMC: increased to 32GB +VBAT: Rs is now split MB+DC (500+500) Bug: same net for DS1-AN and DS2-AN (see PMB 7478-90-000)
Y7478-0001 Rev.A: ECR# 7478-92-0001 R1.20: XDP: When used, disconnect CLEAR_CMOS_N from XDP conn. PCB change: Removed STATUS_GLED_AN net segment on L3 (DS1-AN/DS2-AN bug) R1.30: Reduced bulk capacitance on VCORE (-2x 47uF) Reduced bulk capacitance on VGFX (-2x 47uF) Enabled SoC access to JTAG chain (ISB changes also needed) R1.40: Moved to 64GB eMMC (32GB pSLC operation)
Y7478-01 Rev.A: ECO# 7478-91-0100 R1.00: First Release R1.01: Changed p/n for C53 (same value, but valid part) R1.10: Updated SMBus pull-up and damping values Removed resistor strapping on JTAG debug signals (not used) R1.20: Changes following VCORE/VGFX (IMVP7/VR12) qualification R1.30: Adjusted VSM, V1P00 and V3P30 (reduced ripple)

DRAWN JP Gagnon			MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4		
PROJECT IRIS3					
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.			
CHECKED Jean-Philippe Gagnon					
ING# 127861					
SIZE B	DATE 2016-12-21	TITLE REVISION HISTORY [1 OF 2]			
		DRAWING NO 7478 -04- 01		REV A	SHEET 37 OF 38

D	1	2	3	4	5	6	7	8																														
	<div>REVISION HISTORY<div>[2 OF 2]</div><div><div>DOCUMENT#7478-91-0100</div><div>LEVEL#7478-01-A</div></div><div><div><div>- REFERENCES -</div><div>-</div><div>i210</div><div>Sequencing</div><div>ECR 7478-92-0001</div><div>SB_PRSNT#</div><div>VRTC_3P3</div><div>MoBo info</div><div>LPC</div><div>DDR2 FPGA</div><div>SoC UART</div><div>10uF capacitors</div><div>+5V; PMIC rails; switched rails</div><div>+5V; PMIC rails; switched rails</div><div>eMMC</div><div>VGA routing</div><div>Via inpad</div><div>DDR2 FPGA</div></div><div><div>- PAGES -</div><div>-</div><div>27</div><div>32</div><div>30</div><div>7; 36</div><div>9</div><div>18; 20</div><div>11; 23; 24</div><div>23; 26</div><div>11; 23</div><div>-</div><div>-</div><div>-</div><div>-</div><div>-</div><div>-</div><div>-</div></div><div><div>- CHANGES -</div><div>-</div><div>Changed CTOP/CBOT C9 for 39nF.</div><div>Changed C53 for 0.33uF.</div><div>Changed the net name for DS2 to gain control on both LEDs.</div><div>Removed connection to the SoC BA34 pin and grounded J1-15.</div><div>Changed and separated Diodes in single package.</div><div>Added MIL licence protection feature.</div><div>Added LPC interface between SoC and FPGA.</div><div>Changed 32Mx16 84pins to 64Mx8 64pins DDR2 module.</div><div>Connected SoC UART to FPGA.</div><div>Changed all YCC10UWMM7 (0805) per YCC10UWMM8 (0402).</div><div>Optimized decoupling of power pins.</div><div>Reorganized reference plane.</div><div>Changed VDDI routing.</div><div>unmatched (M.B.+D.C.+R.F. = +/- 200mils tolerance) RGB signals.</div><div>Added new geometry for via inpad (top; bottom and both).</div><div>Changed reference plane V3P30_A for VDD = V1P80_S.</div></div><div><div>- REASON FOR CHANGES -</div><div>-</div><div>Intel recommendation.</div><div>Improvement following bring up stage.</div><div>Schematic error.</div><div>Feature will not be implemented.</div><div>CSA considerations and battery manufacturer recommendation.</div><div>Software security improvement.</div><div>To reduce power consumption.</div><div>To reduce power consumption and facilitate LPC interface routing.</div><div>Added access to SoC UART through FPGA/IOs.</div><div>To gain board space.</div><div>Decoupling was inefficient.</div><div>Switching noise was coupled to inner signals.</div><div>Possibility of VGA_HSYNC coupling on VDDI.</div><div>To get more margin on radiated emissions.</div><div>To facilitate and improve PMIC decoupling.</div><div>Per TN-46-14 Micron Technology Technical Note document.</div></div><div><div>-TYPE-</div><div>-</div><div>schematic</div><div>schematic</div><div>schematic/layout</div><div>schematic/layout</div><div>schematic/layout</div><div>schematic/layout</div><div>schematic/layout</div><div>schematic/layout</div><div>schematic/layout</div><div>layout</div><div>layout</div><div>layout</div><div>layout</div><div>layout</div></div></div></div>							<div>REVISIONS</div> <table><tr><th>REV</th><th>DESCRIPTION</th><th>D.O.</th><th>CHECKED</th><th>APPROVED</th><th>DATE RELEASED</th></tr><tr><td>A</td><td>7478-91-0100</td><td>POL</td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>	REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED	A	7478-91-0100	POL																					
								REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED																									
								A	7478-91-0100	POL																												
C								C																														
B								B																														
A								A																														