


IRIS4 CPU Board


REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED


MATROX CONFIDENTIAL


INDEX


- p.1 BLOCK_DIAGRAM
- p.2 POWER DISTRIBUTION
- p.3 EHL display port
- p.4 EHL DDR0
- p.5 EHL DR1
- p.6 EHL SPI
- p.7 EHL I2C IO
- p.8 EHL GPIO
- p.9 EHL PCIe USB
- p.10 EHL eMMC PMC
- p.11 EHL power
- p.12 EHL GND pins
- p.13 LPDDR4x channel A1
- p.14 LPDDR4x channel A2
- p.15 VR VCCIN IMVP9
- p.16 VRs
- p.17 LEDs
- p.18 FPGA config and PCIe
- p.19 FPGA IO
- p.20 FPGA power
- p.22 Ethernet controller
- p.22 VGA converter
- p.23 IO board connector
- p.24 Sensor board connector
- p.25 CPU debug port
- p.26 Mounting holes and test coupons
- p.27 Revision history



DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY		TITLE IRIS4 CPU board Block_Diagram	
ING#		DRAWING NO	
SIZE B	DATE 21/01/2020:07:53	7571 -04- 00	REV A
			SHEET 1 OF 27







D

C

B

A



D


C

B


A


REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED




DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY		TITLE IRIS4 CPU board EHL SPI and debug	
ING#	DATE	DRAWING NO	
B	18/02/2020:08:31	7571 -04- 00	REV A SHEET 6 OF 27



REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED





DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY			
ING#		TITLE IRIS4 CPU board EHL IO I2C	
SIZE B	DATE 21/02/2020:08:26		
DRAWING NO 7571 -04- 00		REV A	SHEET 7 OF 27



REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED





DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY		TITLE IRIS4 CPU board EHL PCIe USB	
ING#		DRAWING NO	
SIZE B	DATE 21/02/2020:08:18	7571 -04- 00	REV A
			SHEET 9 OF 27






[illegible]

REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED





LPDDR4x decoupling for 2 devices





DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4		
PROJECT IRIS4				
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.		
CHECKED BY				
ING#		TITLE IRIS4 CPU board LPDDR4x sub-channel 0		
SIZE B	DATE 21/02/2020:07:58	DRAWING NO 7571 -04- 00	REV A	SHEET 13 OF 27

REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED



DRAWN Dmitri Golovanov		 <div>MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4</div>	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY			
ING#		TITLE <div>IRIS4 CPU board LPDDR4x sub-channel 1</div>	
SIZE <div>B</div>	DATE 12/02/2020:13:39	DRAWING NO 7571 -04- 00	
		REV A	SHEET 14 OF 27

DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY			
ING#		TITLE IRIS4 CPU board VRs	
SIZE B	DATE 21/02/2020/07:44		
DRAWING NO 7571 -04- 00		REV A	SHEET 16 OF 27



D

C

B

A





D


C

B

A

REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED



DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
GROUP Imaging		TITLE IRIS4 CPU board LEDs	
CHECKED BY		DRAWING NO 7571 -04- 00	
SIZE B	DATE 12/02/2020:13:39	REV A	SHEET 17 OF 27

D

C

B

A


REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED


D

C

B

A



DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY		TITLE IRIS4 CPU board FPGA config and PCIe	
ING#		DRAWING NO	
SIZE B	DATE 14/02/2020:11:41	7571 -04- 00	REV A
			SHEET 18 OF 27

D

C

B


A

D


C

B

A



REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED

DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY		TITLE IRIS4 CPU board FPGA IO	
ING#		DRAWING NO	
SIZE B	DATE 12/02/2020:13:39	7571 -04- 00	REV A
			SHEET 19 OF 27

D

C

B

A


D


C

B

A

REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED



DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX. ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY		TITLE IRIS4 CPU board VGA converter	
ING#	DATE	DRAWING NO	
B	13/02/2020:13:49	7571 -04- 00	REV A
		SHEET 22	OF 27

D

C

B


A

D

C

B

A



</

D

C

B

A

D

C

B

A

1

2

3

4

5


6

7


8

REVISIONS


REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED




Test coupons on panel upper cracker section
Route straight on full cracker length



Test coupons on panel lower cracker section
Route straight on full cracker length



DRAWN Dmitri Golovanov		 MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4	
PROJECT IRIS4			
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.	
CHECKED BY		TITLE IRIS4 CPU board Mounting holes and test coupons	
ING#	SIZE B	DATE 31/01/2020:09:29	
DRAWING NO 7571 -04- 00		REV A	SHEET 26 OF 27

1

2

3

4

5

6

7

8

REVISIONS					
REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED

Revision History