Register file structure: dmawr.pdf

Created by jdesilet on 2019/05/06 15:58:21

1. Main Parameters

Register file endianness: little endian

Address bus width: 9 bits Data bus width: 64 bits

2. Memory Map

Section name	Address(es) / Address Ranges	Register name	
HEADER	0x000	fstruc	
	0x008	fid	
	0x010	fsize	
	0x018	fctrl	
	0x020	foffset	
	0x028	fint	
	0x030	fversion	
	0x038	frsvd3	
USER	0x040	dstfstart	
	0x048	dstlnpitch	
	0x050	dstlnsize	
	0x058	dstnbline	
	0x060	DSTFSTART1	
	0x068	DSTFSTART2	
	0x070	DSTFSTART3	
	0x078	DSTCTRL	
	0x080	DSTCLRPTRN	

Section: HEADER

Address Range: [0x000 - 0x038]

fstruc

Function STRUCture

63	62	61	60	59	58	57	56			
Reserved										
55	54	53	52	51	50	49	48			
			Rese	erved						
47	46	45	44	43	42	41	40			
			Rese	erved						
39	38	37	36	35	34	33	32			
			Rese	erved						
31	30	29	28	27	26	25	24			
			tag(2	23:16)						
23	22	21	20	19	18	17	16			
			tag(15:8)						
15	14	13	12	11	10	9	8			
tag(7:0)										
7	6	5	4	3	2	1	0			
	mjver(3:0) mnver(3:0)									

tag (23:0)	Structure valid TAG					
STATIC	This field is a tag identifying the beginning of a register section associated with every IP block.					
Value at Reset:	0x4d5458					
Possible Values:	0x4D5458					

mjver (3:0)	Standard header structure MaJor VERsion					
STATIC	This field reflects any major changes in the register structure associated with the standard 32 byte function header. Zero value is reserved for field overflow.					
Value at Reset:	0x1					
Possible Values:	Any Value					

mnver (3:0)	Standard header structure MiNor VERsion
STATIC	This field reflects any minor changes in the register structure associated with the standard 32 bytes function header. (Software backward compatible)
Value at Reset:	0x4
Possible Values:	Any Value

63	62	61	60	59	58	57	56		
Reserved									
55	54	53	52	51	50	49	48		
			Rese	erved					
47	46	45	44	43	42	41	40		
	Reserved								
39	38	37	36	35	34	33	32		
			Rese	erved					
31	30	29	28	27	26	25	24		
			fid(1	5:8)					
23	22	21	20	19	18	17	16		
			fid(7:0)					
15	14	13	12	11	10	9	8		
CAPABILITY(15:8)									
7	6	5	4	3	2	1	0		
			CAPABII	LITY(7:0)					

fid (15:0)	Function IDentification
STATIC	This field indicates the IPs unique ID
Value at Reset:	0xc011
Possible Values:	Any Value

CAPABILITY (15:0)	CAPABILITY list	CAPABILITY list					
STATIC	This 16 bit value red depending on the co	This 16 bit value reflects the functionality and features that can be present or not depending on the configuration chosen for the function IP block.					
Value at Reset:	0x0	0x0					
Possible Values:	0x0	0x0 No specific capability field					
	0x1 - 0xFFFF	0x1 - 0xFFFF User defined capabilities.					

63	62	61	60	59	58	57	56		
Reserved									
55	54	53	52	51	50	49	48		
			Rese	rved					
47	46	45	44	43	42	41	40		
			Rese	rved					
39	38	37	36	35	34	33	32		
			Rese	rved					
31	30	29	28	27	26	25	24		
			fullsize	e(15:8)					
23	22	21	20	19	18	17	16		
			fullsiz	e(7:0)					
15	14	13	12	11	10	9	8		
	usersize(15:8)								
7	6	5	4	3	2	1	0		
			usersiz	ze(7:0)					

fullsize (15:0)	FULL register SIZE	FULL register SIZE					
STATIC	the register address by th	This field indicates the amount of QWORD (= 8bytes = int64 = long long) that is mapped on the register address space by the entire register structure associated with this function. Maximum size is 256MB. Granularity of 512 bytes.					
Value at Reset:	0x40	0x40					
Possible Values:	0x0	OxO This is a reserved value indicating that the field does not actually report the size of the entire structure. That value is likely to be retrieved in the HDF section of the IP.					
	0x1 - 0x7	0x1 - 0x7 Reserved values.					
	0x8 - 0xFFFF	The field reports the size of the					

usersize (15:0) STATIC	SPECific register SIZE This field indicates the amount of QWORD (= 8bytes = int64 = long long) that is mapped on the register address space by the specific register section ("user" registers) that is associated with the control and functionality of the IP block.
Value at Reset:	0x8
Possible Values:	Any Value

63	62	61	60	59	58	57	56		
Reserved									
55	54	53	52	51	50	49	48		
			Rese	rved					
47	46	45	44	43	42	41	40		
			Rese	rved					
39	38	37	36	35	34	33	32		
			Rese	rved					
31	30	29	28	27	26	25	24		
Rese	rved	snppdg	active	Rese	erved	snpsht	abort		
23	22	21	20	19	18	17	16		
			ipferr	(7:0)					
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
			Rese	rved					

snppdg	SNapSHot PenDinG	SNapSHot PenDinG					
RO	This field is asserted whenever the SNPSHT bit is being set if the ABORT signal is not asserted. This bit stays asserted to a logic 1 until the arrival of the event to which the snapshot was referring to (usually a stream start-of-frame event).						
Possible Values:	0x0 Do nothing						
	0x1	A snapshot command is pending					

active	Active					
RO	This field indicates that a transfer is currently active. This means the PU is currently processing data. Note that on the occurrence of an ABORT event, this bit must stay active until the PU has reached an idle state.					
Possible Values:	0x0 Do nothing					
	0x1 A transfer is active					

snpsht	SNaPSHoT	SNaPSHoT				
WO/AutoClr	This bit field sets the processing unit in a state in which it can process a forthcoming stream, usually a frame. This bit sets the snapshot pending signal allowing acceptation of the next input stream of data. Writing zero has no effect. Should be read as zero.					
Possible Values:	0x0 Do nothing					
	Ox1 Snapshot					

abort	ABORT process					
RW	Asynchronously or synchronously resets all the logic related to a pending or active transaction.					
Value at Reset:	0x0	0x0				
Possible Values:	0x0 Do nothing					
	0x1	Reset logic.				

ipferr (7:0)	IP Function ERRo	IP Function ERRor					
STATIC	This bit field is us	This bit field is used to report error code. Specific error codes have not been defined yet.					
Value at Reset:	0x0	0x0					
Possible Values:	0x0	0x0 No error reported					
	0x1 - 0xFF	User defined error numbers.					

foffset Function OFFSET

63	62	61	60	59	58	57	56	
Reserved								
55	54	53	52	51	50	49	48	
			Rese	rved				
47	46	45	44	43	42	41	40	
			Rese	rved				
39	38	37	36	35	34	33	32	
			Rese	rved				
31	30	29	28	27	26	25	24	
			ioctlof	f(15:8)				
23	22	21	20	19	18	17	16	
			ioctlof	ff(7:0)				
15	14	13	12	11	10	9	8	
	useroff(15:8)							
7	6	5	4	3	2	1	0	
			userof	f(7:0)				

ioctloff (15:0)	IO ConTroL registe	IO ConTroL register OFFset				
STATIC	Port IC	This field indicates the distance in QWORD ((= 8bytes = int64 = long long) from the function header base address to the beginning of the Stream Output Port IO control register section. If no Stream Output port is declared the value of this field is 0x0.				
Value at Reset:	0x0	0x0				
Possible Values:	0x0	No Stream Output port is declared for this Processing Unit				
	0x1 - 0xFFFF	Distance in QWORD from the header base address to the first register of the first stream output port register.				

useroff (15:0)	SPECific register of	SPECific register offset					
STATIC	fro spe	This field indicates distance in QWORD ((= 8bytes = int64 = long long) from the function header base address to the beginning of the user specific register section. If no specific register section is defined the value of this field is 0x0.					
Value at Reset:	0x8	0x8					
Possible Values:	0x0	0x0 No User specific register section is defined.					
	0x1 - 0xFFFF Distance in QWORD from the header base address to the register of us						

63	62	61	60	59	58	57	56	
Reserved								
55	54	53	52	51	50	49	48	
			Rese	erved				
47	46	45	44	43	42	41	40	
			Rese	erved				
39	38	37	36	35	34	33	32	
			Rese	erved				
31	30	29	28	27	26	25	24	
			Rese	erved				
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
Reserved		lsbof(6:0)						
7	6	5	4	3	2	1	0	
		Reserved				ipevent(2:0)		

lsbof (6:0)	LSB OFFSET	LSB OFFSET					
RO		This field indicates the position mapping of the first interrupt event in the interrupt forwarding vector.					
Possible Values:	0x0 - 0x7D	LSB Offset assigned by the top level generator.					
	0x7E	Reserved					
	0x7F	Interrupt not mapped.					
	Others						

ipevent (2:0)	IP (number of)	IP (number of) EVENT				
STATIC	7	This field indicates the amount of distinct event(s) (start-of-frame, end-of-frame, etc.) this IP would reported to the interrupt manager module. A maximum of events can be declared.				
Value at Reset:	0x1					
Possible Values:	0x0	No interrupt implemented				
	0x1	1 Interrupt implemented				
	0x2	2 Interrupts implemented				
	0x3	3 Interrupts implemented				
	0x4	4 Interrupts implemented				
	0x5	5 Interrupts implemented				
	0x6	6 Interrupts implemented				
	0x7	7 Interrupts implemented				

Description:

This register specify the revision of the current Processing Unit (PU). The Full revision number of the PU is retrieved from the three fields IPMJVER.IPMNVER.IPHWVER.

63	62	61	60	59	58	57	56	
Reserved								
55	54	53	52	51	50	49	48	
			Rese	erved				
47	46	45	44	43	42	41	40	
			Rese	erved				
39	38	37	36	35	34	33	32	
			Rese	erved				
31	30	29	28	27	26	25	24	
			Rese	erved				
23	22	21	20	19	18	17	16	
			SUBF	ID(7:0)				
15	14	13	12	11	10	9	8	
ipmjver(3:0)				ipmnve	er(3:0)			
7	6	5	4	3	2	1	0	
	iphwver(4:0)					Reserved		

SUBFID (7:0)	SUB Function	SUB Function ID					
RO	Reserved	Reserved					
Possible Values:	0x0	1 x 128-bit sdram bank					
	0x1	2 x 32-bit sram banks					
	0x2	4 x 32-bit sram banks					
	0x3	1 x 256-bit sdram bank					
	0x4	1 x 512-bit sdram bank					
	0x5	1 x 512-bit sdram bank, 4 contexts					
	0x6	1 x 128-bit sdram bank, 2 contexts					

ipmjver (3:0)	IP register structu	IP register structure MaJor VERsion				
STATIC		This field reflects any major changes in the register structure associated with the IP's specific registers. Zero value is reserved for field overflow				
Value at Reset:	0x2	0x2				
Possible Values:	0x0	0x0 Field Overflow				
	0x1 - 0xF	0x1 - 0xF Major revision number				

ipmnver (3:0)	IP register struc	IP register structure MiNor VERsion				
STATIC	This field reflect	This field reflects any minor changes in the register structure associated with the IP's specific registers.				
Value at Reset:	0x2	0x2				
Possible Values:	0x0	Initial version				
	0x1					
	0x2	0x2				
	Others	Reserved				

iphwver (4:0)	IP HardWare VERsion				
	The hardy functional change (bug fixes whenever the register	ctional hardware revision associated with the current IP build. ware version is incremented for any new build that includes a s, performance issue, functionality, etc.). This field is reset to zero nor or major field is incremented.			
Possible Values:	Any Value				

63	62	61	60	59	58	57	56
			Rese	erved			
55	54	53	52	51	50	49	48
			Rese	erved			
47	46	45	44	43	42	41	40
	Reserved						
39	38	37	36	35	34	33	32
	Reserved						
31	30	29	28	27	26	25	24
			frsvd3((31:24)			
23	22	21	20	19	18	17	16
			frsvd3((23:16)			
15	14	13	12	11	10	9	8
	frsvd3(15:8)						
7	6	5	4	3	2	1	0
			frsvd3	3(7:0)			

frsvd3 (31:0) Function Reserved 3	
STATIC	Function header reserved expansion register.
Value at Reset:	0x0

Address Range: [0x040 - 0x080]

dstfstart

Destination frame start register.

63	62	61	60	59	58	57	56
	Reserved						
55	54	53	52	51	50	49	48
			Rese	rved			
47	46	45	44	43	42	41	40
			Rese	rved			
39	38	37	36	35	34	33	32
	Reserved fstart(35:32)						
31	30	29	28	27	26	25	24
			fstart(31:24)			
23	22	21	20	19	18	17	16
			fstart(2	23:16)			
15	14	13	12	11	10	9	8
	fstart(15:8)						
7	6	5	4	3	2	1	0
			fstart	(7:0)			

fstart (35:0)	Frame start address
	This field indicates the byte position in memory where the received image will be written (first byte of the first image's line). The frame start can map to everywhere in the 4GB range. This field is always available in every flavor of the DMARD TU
Value at Reset:	0x0

63	62	61	60	59	58	57	56
	Reserved						
55	54	53	52	51	50	49	48
			Rese	erved			
47	46	45	44	43	42	41	40
			Rese	erved			
39	38	37	36	35	34	33	32
	Reserved Inpitch(35:32)						
31	30	29	28	27	26	25	24
			lnpitch	(31:24)			
23	22	21	20	19	18	17	16
			lnpitch	(23:16)			
15	14	13	12	11	10	9	8
	lnpitch(15:8)						
7	6	5	4	3	2	1	0
	Inpitch(7:0)						

Inpitch (35:0)	Pitch			
RW	Sets the distance between the beginnings of any two adjacent rows of the image to transfer, in bytes.			
Value at Reset:	0x0			
Possible Values:	Any Value			

63	62	61	60	59	58	57	56
			Rese	erved			
55	54	53	52	51	50	49	48
			Rese	erved			
47	46	45	44	43	42	41	40
	Reserved						
39	38	37	36	35	34	33	32
	Reserved						
31	30	29	28	27	26	25	24
Reserved				Insize(30:24)			
23	22	21	20	19	18	17	16
			lnsize(23:16)			
15	14	13	12	11	10	9	8
	lnsize(15:8)						
7	6	5	4	3	2	1	0
	lnsize(7:0)						

Insize (30:0)	Row size				
RW	Sets the size of the row to of the image to transfer, in bytes. Cropping will occur whenever this value is less than the actual number of rows in the input image.				
Value at Reset:	0x0				
Possible Values:	Any Value				

63	62	61	60	59	58	57	56
	Reserved						
55	54	53	52	51	50	49	48
			Rese	erved			
47	46	45	44	43	42	41	40
			Rese	erved			
39	38	37	36	35	34	33	32
	Reserved						
31	30	29	28	27	26	25	24
Reserved				nbline(30:24)			
23	22	21	20	19	18	17	16
	nbline(23:16)						
15	14	13	12	11	10	9	8
	nbline(15:8)						
7	6	5	4	3	2	1	0
			nbline	e(7:0)			

nbline (30:0)	Number of rows
RW	Sets the number of rows to transfer. Cropping will occur whenever this value is less than the actual number of lines in the input image.
Value at Reset:	0x0

16

63	62	61	60	59	58	57	56
			Res	erved			
55	54	53	52	51	50	49	48
			Res	erved			
47	46	45	44	43	42	41	40
			Res	erved			
39	38	37	36	35	34	33	32
	Reserved			FSTART(35:32)			
31	30	29	28	27	26	25	24
			FSTAR	T(31:24)			
23	22	21	20	19	18	17	16
			FSTAR	T(23:16)			
15	14	13	12	11	10	9	8
			FSTAF	RT(15:8)			
7	6	5	4	3	2	1	0
			FSTA	RT(7:0)			

FSTART (35:0)	Frame START address of the context number 1			
RW	This field indicates the byte position in memory where the received image will be written (first byte of the first image's line). The frame start can map to everywhere in the 4GB range. This field is always available in every flavor of the DMARD TU			
Value at Reset:	0x0			

63	62	61	60	59	58	57	56
			Rese	erved			
55	54	53	52	51	50	49	48
			Rese	erved			
47	46	45	44	43	42	41	40
			Rese	erved			
39	38	37	36	35	34	33	32
	Rese	erved		FSTART(35:32)			
31	30	29	28	27	26	25	24
			FSTAR'	T(31:24)			
23	22	21	20	19	18	17	16
			FSTAR'	T(23:16)			
15	14	13	12	11	10	9	8
			FSTAR	T(15:8)			
7	6	5	4	3	2	1	0
	FSTART(7:0)						

FSTART (35:0)	Frame START address of the context number 2
RW	This field indicates the byte position in memory where the received image will be written (first byte of the first image's line). The frame start can map to everywhere in the 4GB range. This field is always available in every flavor of the DMARD TU
Value at Reset:	0x0

63	62	61	60	59	58	57	56
	Reserved						
55	54	53	52	51	50	49	48
			Rese	erved			
47	46	45	44	43	42	41	40
			Rese	erved			
39	38	37	36	35	34	33	32
	Reserved			FSTART(35:32)			
31	30	29	28	27	26	25	24
			FSTAR	T(31:24)			
23	22	21	20	19	18	17	16
			FSTAR	T(23:16)			
15	14	13	12	11	10	9	8
			FSTAR	RT(15:8)			
7	6	5	4	3	2	1	0
	FSTART(7:0)						

FSTART (35:0)	Frame START address of the context number 3			
RW	This field indicates the byte position in memory where the received image will be written (first byte of the first image's line). The frame start can map to everywhere in the 4GB range. This field is always available in every flavor of the DMARD TU			
Value at Reset:	0x0			

63	62	61	60	59	58	57	56
	Reserved						
55	54	53	52	51	50	49	48
			Rese	erved			
47	46	45	44	43	42	41	40
			Rese	erved			
39	38	37	36	35	34	33	32
			Rese	erved			
31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
BUFCLR	DTE3	DTE2	DTE1	DTE0	BITWDTH	NBCON	NTX(1:0)

BUFCLR	BUFfer CLeal	BUFfer CLeaR		
RW	· · · · · · · · · · · · · · · · · · ·	When set, this bit enables the buffer clear function. The destination memory is written with the pattern specified in the CLRPTRN register.		
Value at Reset:	0x0			
Possible Values:	0x0	Buffer clear is disabled		
	0x1	Buffer clear is enabled		

DTE3	Data Transfer l	Data Transfer Enable 3				
RW	This bit is used	This bit is used to enable the transfer of the component 3 during a multi context transfer.				
Value at Reset:	0x1	0x1				
Possible Values:	0x0	Component transfer disabled. The constant value 0x0 is sent instead of the pixel values for each pixel of the component 3.				
	0x1	Component transfer is enabled.				

DTE2	Data Transfer Enable 2	Data Transfer Enable 2				
RW	This bit is used to enable	This bit is used to enable the transfer of the component 2 during a multi context transfer.				
Value at Reset:	0x1					
Possible Values:	0x0 Component transfer disabled. The constant value 0x0 is sent in of the pixel values for each pixel of the component 2.					
	0x1	Component transfer is enabled.				

DTE1	Data Transfer	Data Transfer Enable 1		
RW	This bit is used	This bit is used to enable the transfer of the component 1 during a multi context transfer.		
Value at Reset:	0x1	0x1		
Possible Values:	0x0	Component transfer disabled. The constant value 0x0 is sent instead of the pixel values for each pixel of the component 1.		
	0x1	Component transfer is enabled.		

DTE0	Data Transfer Enable 0		
RW	This bit is used to enable the transfer of the component 0 during a multi context transfer.		
Value at Reset:	0x1		
Possible Values:	0x0	Component transfer disabled. The constant value 0x0 is sent instead of the pixel values for each pixel of the component 0.	
	0x1	Component transfer is enabled.	

BITWDTH	BIT WiDTH	BIT WiDTH		
RW	This field indic	This field indicates the bit width of each buffer to write.		
Value at Reset:	0x0	0x0		
Possible Values:	0x0	8 bits per component		
	0x1	16 bits per component		

NBCONTX (1:0)	NumBer of CO	NumBer of CONTeXt		
RW		This field indicates the number of context to enable. A maximum of four contexts is supported. Unused contexts are disabled. This field is only available in DMAWR TU that support multi context.		
Value at Reset:	0x0	0x0		
Possible Values:	0x0	One context		
	0x1	Two contexts		
	0x2	Three contexts		
	0x3	Four contexts		

63	62	61	60	59	58	57	56
	Reserved						
55	54	53	52	51	50	49	48
	Reserved						
47	46	45	44	43	42	41	40
	Reserved						
39	38	37	36	35	34	33	32
Reserved							
31	30	29	28	27	26	25	24
CLRPTRN(31:24)							
23	22	21	20	19	18	17	16
CLRPTRN(23:16)							
15	14	13	12	11	10	9	8
CLRPTRN(15:8)							
7	6	5	4	3	2	1	0
CLRPTRN(7:0)							

CLRPTRN (31:0)	CLeaR PaTteRN	
RW	Buffer clear pattern.	
Value at Reset:	0x0	