




1	2	3	4	5	6	7	8																															
<div>IRIS3 ON Semi Python IS Board</div> <div>Python 300/500/1300 (LCC48)</div> <div>Python 2000/5000 (LCC84)</div> <div>Revision 2.20 (Official Release)</div> <div>August 11, 2016</div> <div><div>1. INDEX</div><div>2. FPGA (Bank0, Power & Ground)</div><div>3. FPGA (Banks 14 & 16)</div><div>4. FPGA (Banks 34, 35 & 216)</div><div>5. FPGA DDR2</div><div>6. Python CMOS Image Sensor</div><div>7. Varioptic Caspian C-39N0-16 Connector</div><div>8. Temperature Sensor and EEPROM</div><div>9. CPU and Sensor Board Interconnect</div><div>10. Power (1 of 2)</div><div>11. Power (2 of 2)</div><div>12. Power Sequence Diagram</div><div>13. Power Tree</div></div>							<div>REVISIONS</div> <table><tr><th>REV</th><th>DESCRIPTION</th><th>D.O.</th><th>CHECKED</th><th>APPROVED</th><th>DATE RELEASED</th></tr><tr><td>A</td><td>7480-91-0100</td><td>JPG</td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>		REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED	A	7480-91-0100	JPG																					
							REV	DESCRIPTION	D.O.	CHECKED	APPROVED	DATE RELEASED																										
							A	7480-91-0100	JPG																													
							<div>Revision History</div> <div>Y7480-00 Rev.A: R1.00: First Release R1.10: Updated REF DES (to match PCB) R1.11: All 1uF caps now 16V rated (single 1uF cap usage) R1.20: Changed VCCINT & +1.8V VREG Cfb to 100pF Removed delay cap on MGTAVTT VREG STBY pin R1.21: Corrected offpage direction for PEn signals (ZIF right-side) R1.30: Enabled remote JTAG access (CPUB SoC) Improved VDDPIX LDO stability (image ripple fix) Reduced total bulk capacitance on VDDPIX Changed LDO ADJ resistor divider value Reduced LDO output capacitance Added LDO feedforward capacitor (PMB 7480-90-000a)</div> <div>Y7480-01 Rev.A: 7480-91-0100 R2.00: Added VDDPIX LDO feedforward capacitor In replacement for PMB 7480-90-000 Connected PRNST1# and PRSNT2# directly to ground Removed support for DXP/N thermal diode sensing Default uses XADC Makes room for PE REFCLK AC caps +4x 10uF caps on 5-12V input rail (reduce Vripple) +6x 47uF caps on PYT VDDPIX rail (reduce Vripple,default=NI) R2.10: Removed 100MHz OSC (not used anymore) R2.20: Increased FPGA-SPI damping resistor value</div>																															
							<table><tr><td colspan="2">DRAWN J-P Gagnon</td><td colspan="3" rowspan="2"><div></div>MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4</td></tr><tr><td colspan="2">PROJECT IRIS3</td></tr><tr><td colspan="2">GROUP Imaging</td><td colspan="3" rowspan="2">THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.</td></tr><tr><td colspan="2">CHECKED Jean-Philippe Gagnon</td></tr><tr><td colspan="2">ING# 127861</td><td colspan="3">TITLE IRIS3 Python IS Board</td></tr><tr><td>SIZE B</td><td>DATE 2016-08-11</td><td>DRAWING NO 7480-04-01</td><td>REV A</td><td>SHEET 1 OF 13</td></tr></table>	DRAWN J-P Gagnon		<div></div> MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4			PROJECT IRIS3		GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.			CHECKED Jean-Philippe Gagnon		ING# 127861		TITLE IRIS3 Python IS Board			SIZE B	DATE 2016-08-11	DRAWING NO 7480-04-01	REV A	SHEET 1 OF 13							
DRAWN J-P Gagnon		<div></div> MATROX 1055 BOUL. ST-REGIS DORVAL, QUEBEC H9P 2T4																																				
PROJECT IRIS3																																						
GROUP Imaging		THIS DRAWING IS THE PROPERTY OF MATROX ELECTRONICS SYSTEMS AND MAY NOT BE REPRODUCED OR USED FOR MANUFACTURING WITHOUT WRITTEN PERMISSION FROM MATROX.																																				
CHECKED Jean-Philippe Gagnon																																						
ING# 127861		TITLE IRIS3 Python IS Board																																				
SIZE B	DATE 2016-08-11	DRAWING NO 7480-04-01	REV A	SHEET 1 OF 13																																		
1	2	3	4	5	6	7	8																															

