## 4.2.3.2. Timing Parameters

Table 4-6 provides the timing parameters for 3.3V and 5V signaling environments.

Table 4-6: 3.3V and 5V Timing Parameters

Symbol	Parameter	Min	Max	Units	Notes
T <sub>val</sub>	CLK to Signal Valid Delay - bused signals	2	11	ns	1, 2, 3
T <sub>val</sub> (ptp)	CLK to Signal Valid Delay - point to point	2	12	ns	1, 2, 3
T <sub>on</sub>	Float to Active Delay	2		ns	1, 7
T <sub>off</sub>	Active to Float Delay		28	ns	1, 7
T <sub>su</sub>	Input Setup Time to CLK - bused signals	7		ns	3, 4, 8
T <sub>su</sub> (ptp)	Input Setup Time to CLK - point to point	10, 12		ns	3, 4
T <sub>h</sub>	Input Hold Time from CLK	0		ns	4
T <sub>rst</sub>	Reset active time after power stable	1		ms	5
T <sub>rst-clk</sub>	Reset active time after CLK STABLE	100		μs	5
T <sub>rst-off</sub>	Reset Active to Output Float delay		40	ns	5, 6,7
T <sub>rrsu</sub>	REQ64# to RST# Setup time	10*T <sub>cyc</sub>		ns	
T <sub>rrh</sub>	RST# to REQ64# Hold time	0	50	ns	
T <sub>rhfa</sub>	RST# High to First configuration Access	2 <sup>25</sup>		clocks	
T <sub>rhff</sub>	RST# High to First FRAME# assertion	5		clocks	
T <sub>pvrh</sub>	Power valid to RST# high	100		ms	

## Notes:

- 1. See the timing measurement conditions in Figure 4-7.
- 2. For parts compliant to the 3.3V signaling environment:

Minimum times are evaluated with the same load used for slew rate measurement (as shown in Table 4-4, note 3); maximum times are evaluated with the following load circuits, for high-going and low-going edges respectively.

For parts compliant to the 5V signaling environment:

Minimum times are evaluated with 0 pF equivalent load; maximum times are evaluated with 50 pF equivalent load. Actual test capacitance may vary, but results must be correlated to these specifications. Note that faster buffers may exhibit some ring back when attached to a 50 pF lump load which should be of no consequence as long as the output buffers are in full compliance with slew rate and V/I curve specifications.