Register file structure : dma2tlp.pdf

Created by imaval on 2020/04/20 17:59:56

Register file CRC32 : 0xC8DD74C0

#### 1. Main Parameters

Register file endianness: little endian

Address bus width: 8 bits Data bus width: 32 bits

## 2. Memory Map

Section name	Address(es) / Address Ranges	Register name	Access Type
info	0x00	tag	R
	0x04	fid	R
	0x08	version	R
	0x0C	capability	R
	0x10	scratchpad	RW
dma	0x40	ctrl	RW
	0x44, 0x48	frame_start (1:0)	RW
	0x4C, 0x50	frame_start_g (1:0)	RW
	0x54, 0x58	frame_start_r (1:0)	RW
	0x5C	line_pitch	RW
	0x60	line_size	RW
	0x64	csc	RW
status	0xC0	active	R
	0xC4	debug	RW

## 3. Registers definition

# **Section: info**

Address Range: [0x00 - 0x10]

## tag

Address: section "info" base address + 0x00

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
value(23:16)								
15	14	13	12	11	10	9	8	
	value(15:8)							
7	6	5	4	3	2	1	0	
	value(7:0)							

value (23:0)	Tag identifier		
STATIC			
Value at Reset:	0x58544d		
Possible Values:	0x58544D	MTX ASCII string	

Address: section "info" base address + 0x04

31	30	29	28	27	26	25	24	
	value(31:24)							
23	22	21	20	19	18	17	16	
	value(23:16)							
15	14	13	12	11	10	9	8	
	value(15:8)							
7	6	5	4	3	2	1	0	
	value(7:0)							

value (31:0)		
STATIC		
Value at Reset:	0x0	

Address: section "info" base address + 0x08

## Description:

#### Revisions

1.3.x : First functionnal revision with a single list of multiple Ethernet frames

1.4.x : Second revision. Implements multiple list of frames

31	30	29	28	27	26	25	24	
			Rese	erved				
23	22	21	20	19	18	17	16	
	major(7:0)							
15	14	13	12	11	10	9	8	
	minor(7:0)							
7	6	5	4	3	2	1	0	
	hw(7:0)							

major (7:0)	
STATIC	
Value at Reset:	0x1

minor (7:0)	
STATIC	
Value at Reset:	0x5

hw (7:0)	
RO	

Address: section "info" base address + 0x0C

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
	value(7:0)						

value (7:0)	
STATIC	
Value at Reset:	0x0

Address: section "info" base address + 0x10

31	30	29	28	27	26	25	24	
	value(31:24)							
23	22	21	20	19	18	17	16	
	value(23:16)							
15	14	13	12	11	10	9	8	
	value(15:8)							
7	6	5	4	3	2	1	0	
	value(7:0)							

value (31:0)	
RW	
Value at Reset:	0x0

# Section: dma

Address Range: [0x40 - 0x70]

## ctrl

Address: section "dma" base address + 0x00

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
		Rese	erved			grab_queue_e nable	enable

grab_queue_enable		
RW		
Value at Reset:	0x0	
Possible Values:	0x0	Grab queue disabled
	0x1	Grab queue enabled

enable	
RW	
Value at Reset:	0x0

Address: section "dma" base address + 0x04 + (index \* 0x4)

Description:

Initial Grab Address LOW 32 bits

31	30	29	28	27	26	25	24
			value(	31:24)			
23	22	21	20	19	18	17	16
			value(	23:16)			
15	14	13	12	11	10	9	8
			value	(15:8)			
7	6	5	4	3	2	1	0
	value(7:0)						

value (31:0)	INitial GRAb ADDRess Register
RW	This is the address in the host ram where the grab engine will start writing pixel data.
Value at Reset:	N/A (Non-resettable flip-flops used)
Possible Values:	Any Value

Address: section "dma" base address + 0x0C + (index \* 0x4)

#### Description:

Grab Address LOW 32 bits for the Green plane. Only used when grabbing in Planar mode.

31	30	29	28	27	26	25	24
			value(	31:24)			
23	22	21	20	19	18	17	16
			value(	23:16)			
15	14	13	12	11	10	9	8
			value	(15:8)			
7	6	5	4	3	2	1	0
	value(7:0)						

value (31:0)	GRAb ADDRess Register
RW	This is the address in the host ram where the grab engine will start writing pixel data.
Value at Reset:	N/A (Non-resettable flip-flops used)
Possible Values:	Any Value

Address: section "dma" base address + 0x14 + (index \* 0x4)

#### Description:

Grab Address LOW 32 bits for the Red plane. Only used when grabbing in Planar mode.

31	30	29	28	27	26	25	24
			value(	31:24)			
23	22	21	20	19	18	17	16
			value(	23:16)			
15	14	13	12	11	10	9	8
			value	(15:8)			
7	6	5	4	3	2	1	0
	value(7:0)						

value (31:0)	GRAb ADDRess Register					
RW	This is the address in the host ram where the grab engine will start writing pixel data.	Γhis is the address in the host ram where the grab engine will start writing pixel data.				
Value at Reset:	N/A (Non-resettable flip-flops used)	N/A (Non-resettable flip-flops used)				
Possible Values:	Any Value Any value					

Address: section "dma" base address + 0x1C

Description:

Grab Line Pitch Register

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			value	(15:8)			
7	6	5	4	3	2	1	0
	value(7:0)						

value (15:0)	Grab LinePitch
RW	This is the line pitch when writing in ram. It is measured in bytes, not pixels.
Value at Reset:	N/A (Non-resettable flip-flops used)

Address: section "dma" base address + 0x20

Description:

Host Line Size Register.

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Rese	Reserved value(13:8)								
7	6	5	4	3	2	1	0		
	value(7:0)								

value (13:0)	Host Line size					
RW	register is higher the host memory. If the cropped at the end	This is the line size when writing in host ram. It is measured in bytes, not pixels. If this register is higher than the actual data provided by the sensor, stray data will be written into host memory. If this register is lower than the data provided by the sensor, image data will be cropped at the end of the line.  For backward compatibility, the value of 0 indicates that the FPGA should auto-compute the line sized based on data provided by the sensor interface.				
Value at Reset:	0x0	0x0				
Possible Values:	0x1 - 0x3FFF	0x1 - 0x3FFF Written line size in host frame.				
	Auto-compute line size from sensor data.					

Address: section "dma" base address + 0x24

31	30	29	28	27	26	25	24	
	Reserved				COLOR_SPACE(2:0)			
23	22	21	20	19	18	17	16	
DUP_LAST_ LINE	Reserved					MONO10		
15	14	13	12	11	10	9	8	
	Reserved reverse_y						GRAB_REVX	
7	6	5	4	3	2	1	0	
	Reserved							

COLOR_SPACE (2:0)					
RW	Output color s	pace used to transfer data to the DMA engine.			
Value at Reset:	0x0	0x0			
Possible Values:	0x0	Reserved for Mono sensor operation			
	0x1	BGR32			
	0x2	YUV 4:2:2 in full range			
	0x3	Planar 8-bits			
	0x4	Reserved for Y only with color sensor			
	0x5	RAW color pixels (8bpp or 10bpp selected with MONO10 regsiter)			

DUP_LAST_LINE						
RW	regenerate the	This field is used to enable the duplicate last line feature. When turned on, the datapath will regenerate the last line when it receives the end of frame marker from the acquisition section.  The goal of this feature is to compensate for the lost line during the Bayer demosaic				
Value at Reset:	0x0					
Possible Values:	0x0	normal processing				
	0x1	last line is duplicated				

MONO10					
RW	For monochrome sensors, this bit is used to select between 8-bit mode and 10-bit mode.				
		truction register since the 10-bit mode is not part of the product requirement. We by the noise reduction algorithm in 10 bits. This bit may move of its behavior may			
Value at Reset:	0x0				
Possible Values:	0x0	Mono is in 8 bits			
	0x1	Mono is in 10 bits			

reverse_y	REVERSE Y				
RW	Reverse readout				
Value at Reset:	0x0				
Possible Values:	0x0	Bottom to top readout			
	0x1	Top to bottom readout			

GRAB_REVX	
RW	
Value at Reset:	0x0

14

# Section: status

Address Range: [0xC0 - 0xC4]

# active

Address: section "status" base address + 0x00

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved							busy		

busy	
RO	

•				
М	Δ	h	11	
u	c	v	u	Ľ

Address: section "status" base address + 0x04

# Description:

#### FOR DEBUG

31	30	29	28	27	26	25	24		
	GRAB_MAX_ADD(29:22)								
23	22	21	20	19	18	17	16		
	GRAB_MAX_ADD(21:14)								
15	14	13	12	11	10	9	8		
			GRAB_MAX	X_ADD(13:6)					
7	6	5	4	3	2	. 1	0		
		GRAB_MA	AX_ADD(5:0)			OUT_OF_ME MORY_CLE AR	OUT_OF_ME MORY_STAT		

GRAB_MAX_ADD (29:0)	
RW	
Value at Reset:	0x3fffffff

OUT_OF_MEMORY_CLEA	
WO/AutoClr	

OUT_OF_MEMORY_STAT	
RO	