Register file structure : regfile_xgs_ctrl.pdf Created by jmansill on 2020/04/28 13:44:49

Register file CRC32 : 0x47E96102

1. Main Parameters

Register file endianness: little endian

Address bus width: 12 bits Data bus width: 32 bits

2. Memory Map

Section name	Address(es) / Address Ranges	Register name	Access Type
SYSTEM	0x000	ID	R
ACQ	0x100	GRAB_CTRL	RW
	0x108	GRAB_STAT	R
	0x110	READOUT_CFG1	RW
	0x114	READOUT_CFG_FRA ME_LINE	RW
	0x118	READOUT_CFG2	R
	0x120	READOUT_CFG3	RW
	0x124	READOUT_CFG4	RW
	0x128	EXP_CTRL1	RW
	0x130	EXP_CTRL2	RW
	0x138	EXP_CTRL3	RW
	0x140	TRIGGER_DELAY	RW
	0x148	STROBE_CTRL1	RW
	0x150	STROBE_CTRL2	RW
	0x158	ACQ_SER_CTRL	RW
	0x160	ACQ_SER_ADDATA	RW
	0x168	ACQ_SER_STAT	R
	0x190	SENSOR_CTRL	RW
	0x198	SENSOR_STAT	R
	0x19C	SENSOR_SUBSAMPLI NG	RW
	0x1A4	SENSOR_GAIN_ANA	RW
	0x1A8	SENSOR_ROI_Y_STA RT	RW
	0x1AC	SENSOR_ROI_Y_SIZE	RW
	0x1B0	SENSOR_ROI2_Y_ST ART	RW
	0x1B4	SENSOR_ROI2_Y_SIZ E	RW
	0x1B8	SENSOR_M_LINES	RW
	0x1BC	SENSOR_DP_GR	RW
	0x1C0	SENSOR_DP_GB	RW

Section name	Address(es) / Address Ranges	Register name	Access Type
	0x1C4	SENSOR_DP_R	RW
	0x1C8	SENSOR_DP_B	RW
	0x1E0	DEBUG_PINS	RW
	0x1E8	TRIGGER_MISSED	RW
	0x1F0	SENSOR_FPS	R
	0x2A0	DEBUG	RW
	0x2A8	DEBUG_CNTR1	R
	0x2B8	EXP_FOT	RW
	0x2C0	ACQ_SFNC	RW

3. Registers definition

Section: SYSTEM

Address Range: [0x000 - 0x02C]

ID

Address: section "SYSTEM" base address + 0x000

Description:

Static ID

31	30	29	28	27	26	25	24
	StaticID(31:24)						
23	22	21	20	19	18	17	16
	StaticID(23:16)						
15	14	13	12	11	10	9	8
			StaticII	D(15:8)			
7	6	5	4	3	2	1	0
	StaticID(7:0)						

StaticID (31:0)	MINUTEs of the build	
RO		

Address Range: [0x100 - 0x2CC]

GRAB_CTRL

GRAB ConTRoL Register

Address: section "ACQ" base address + 0x000

Description:

Grag Control Register

31	30	29	28	27	26	25	24
RESET_GRA B	Reserved	GRAB_ROI2_ EN	ABORT_GRA	A	Re	served	
23	22	21	20	19	18	17	16
			Reserved				TRIGGER_O VERLAP_BU FFn
15	14	13	12	11	10	9	8
TRIGGER_O VERLAP	TRIGGER_ACT(2:0)			Reserved	TRIGGER_SRC(2:0)		
7	6	5	4	3	2	1	0
	Reserved		GRAB_SS	Rese	erved	BUFFER_ID	GRAB_CMD
RESET_GRAB							
RW This register resets the			esets the entire	python_ctrl.			
Value at Reset: 0x0							
Possible Values: 0x0		Res	Reset not active				
		0x1	Res	set active			

GRAB_ROI2_EN			
RW	1) No Y overl 2) Xsize must 3) EOF and So	Enable the second ROI on the frame (KNS). This register is not DB. 1) No Y overlap is allowed 2) Xsize must be the same for the two ROI for the moment(DMA constraint). 3) EOF and SOF in between the two in-frame ROIs will be masked to the DMA. The DMA will see one frame, with the two ROI inside.	
Value at Reset:	0x0		
Possible Values:	0x0	0x0 Dual ROI disable	
	0x1	Dual ROI enable	

ABORT_GRAB	ABORT GRAB	
WO/AutoClr	This is the grab Abort signal, it will reset all the grab queued.	
Possible Values:	0x0 Normal operation	
	0x1	Reset Grab

TRIGGER_OVERLAP_BUF Fn		
RW	NOT FULLY VALID DON'T USE. SET IT TO '0'.	OATED.
Value at Reset:	0x0	
Possible Values:	0x0	Buffer the trigger received during the dead window in PET mode and execute
	0x1	The trigger will be ignored during dead window in PET mode.

TRIGGER_OVERLAP				
RW		This field enables the trigger overlap. In this mode the exposure and the readout of the sensor can be done in parallel for higher framerates.		
Value at Reset:	0x1			
Possible Values:	0x0	Trigger Overlap disable		
	0x1	Trigger Overlap enable (default)		

TRIGGER_ACT (2:0)	TRIGGER AC	Tivation	
RW	This is the trigger activation. This register selects the activation of the trigger when the trig source is set to Hardware Snapshop mode. This register is Double Buffered, so the trigger activation may change from one grab comm to another. In activation Level HI/LO with EXPOSURE_MODE register set to Timed, the camera will triggered in continuous way if the level of the external trigger remains at the LEVEL programmed in this register.		
	In activation Level HI/LO with EXPOSURE_MODE register set to Trigger Width, the Exposure time will be set by the level of the trigger input. The FPGA exposure regsiters will be ignored. The Dual and Triple slope are not supported in the mode.		
Value at Reset:	0x0		
Possible Values:	0x0	Rising edge	
	0x1	Falling edge	
	0x2	Rising or Falling edge	
	0x3	Level HI	
	0x4	Level LO	
	0x5	RESERVED	
	0x6	RESERVED	
	0x7	RESERVED	

TRIGGER_SRC (2:0)	TRIGGER Son	TRIGGER SouRCe		
RW	Double Buffer	This is the trigger source. This register selects the source of the grab trigger. This register is Double Buffered, so the trigger source may change from one grab command to another. TRIGGER_SRC(1) may be seen as a TRIGGER_STATE by the software driver.		
Value at Reset:	0x0			
Possible Values:	0x0	RESERVED		
	0x1	Immediate mode (Continuous)		
	0x2	Hardware Snapshop mode		
	0x3	Software Snapshot mode		
	0x4	SFNC mode (auto trig)		

GRAB_SS	GRAB Softwar	GRAB Software Snapshot		
WO/AutoClr	This is the soft mode.	This is the software snapshot register when the trigger source selected is Software Snapshot mode.		
Possible Values:	0x0	Idle		
	0x1	Start a grab		

BUFFER_ID	
RW	This is the ID of the DMA parameters to associate with this grab command.
Value at Reset:	0x0

GRAB_CMD	GRAB CoMma	mD			
WO/AutoClr	This is MIL GF	This is MIL GRAB command.			
	automatically e Hardware Snap The GRAB_CN	er source is set to Immediate mode(Continuous), an exposure sequence will be xecuted. When the trigger source is set to Software Snapshop mode or shop mode, GRAB_CMD will act as an ARM. MD will take around 13 clks to reccord the grab parametters to the SPI fifo. The DONE register may be readed to avoid fifo corruption before sending another instruction.			
Possible Values:	0x0	Idle			
	0x1	Start grab command			

6

31	30	29	28	27	26	25	24
GRAB_CMD_ DONE	ABORT_PET	ABORT_DEL AI	ABORT_DON E		Reserved		TRIGGER_R DY
23	22	21	20	19	18	17	16
Reserved	ABOR	T_MNGR_STA	T(2:0)		TRIG_MNGI	R_STAT(3:0)	
15	14	13	12	11	10	9	8
Reserved	TIME	R_MNGR_STA	T(2:0)		GRAB_MNG	R_STAT(3:0)	
7	6	5	4	3	2	1	0
Reserved	GRAB_FOT	GRAB_READ OUT	GRAB_EXPO SURE	Reserved	GRAB_PEND ING	GRAB_ACTI VE	GRAB_IDLE

GRAB_CMD_DONE	GRAB CoMmanD DONI	3
	The GRAB_CMD will ta register may be readed to instruction.	ke around 13 clks to reccord the grab parametters to the SPI fifo. This avoid fifo corruption before sending another Grab command
Possible Values:	0x0	Grab Command in process
	0x1	Grab command idle

ABORT_PET	ABORT during PET		
RO	This is the ABORT PET flag. It is set to '1' when an abort is detected in the PETengin phase of the trigger. It is set back to '0' when ABORT DONE is set to '1'.		
Possible Values:	0x0	Abort in PET Phase idle	
	0x1	Abort in PET Phase active	

ABORT_DELAI			
	This is the ABORT DELAI flag. It is set to '1' when an abort is detected in the delai phase of the trigger. It is set back to '0' when ABORT_DONE is set to '1'.		
Possible Values:	0x0	Abort in Delai Phase idle	
	0x1	Abort in Delai Phase active	

ABORT_DONE	ABORT is DO	ABORT is DONE		
RO	This read-only executing.	field indicates the RESET_GRAB command status. If 0, an abort sequence is		
Possible Values:	0x0	Abort sequence not finished yet		
	0x1	Abort DONE, or not started (reset value)		

TRIGGER_RDY	
RO	

ABORT_MNGR_STAT (2:0)	
RO	DEBUG ABORT MANAGER STATE MACHINE

TRIC MICR CTATE (2.4)					
TRIG_MNGR_STAT (3:0)	DEDITO TOTAL	GED MANA GED GEATE MA GUINE			
RO	DEBUG TRIG	GER MANAGER STATE MACHINE			
TIMER_MNGR_STAT (2:0)					
D.O.	DEBLIC TIME	R MANAGER STATE MACHINE			
RO	DEBOG TIME	R MANAOLR STATE MACHINE			
GRAB_MNGR_STAT (3:0)					
RO	DEBUG GRAB MANAGER STATE MACHINE				
NO	DEDUC CICAL	J MANAOLK STATE MACHINE			
GRAB_FOT	GRAB Field O	verhead Time			
RO		or FOT (Field Overhead Time).			
Possible Values:	0x0	Not in FOT			
	0x1	In FOT			
GRAB_READOUT					
011112_112112 0 0 1	This is the sensor readout status. It goes to '1' on the SO. FOT and goes to '0' when the				
RO	This is the sens	or readout status. It goes to '1' on the SO_FOT and goes to '0' when the			
	This is the sens datapath decode	or readout status. It goes to '1' on the SO_FOT and goes to '0' when the er decodes the end of frame.			
GRAB_EXPOSURE	datapath decode	er decodes the end of frame.			
RO	datapath decode	or readout status. It goes to '1' on the SO_FOT and goes to '0' when the er decodes the end of frame. or integration status Idle			
RO GRAB_EXPOSURE RO	This is the sens	or integration status			
GRAB_EXPOSURE RO	This is the sens	or integration status Idle			
GRAB_EXPOSURE RO	This is the sens	or integration status Idle			
GRAB_EXPOSURE RO Possible Values:	This is the sens	or integration status Idle			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING	This is the sens 0x0 0x1 Grab pending s	or integration status Idle Integrating			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO	This is the sens 0x0 0x1 Grab pending s fpga.	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO	This is the sens 0x0 0x1 Grab pending s fpga. 0x0	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the No grab pending			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO Possible Values:	This is the sens 0x0 0x1 Grab pending s fpga. 0x0	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the No grab pending			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO	This is the sens 0x0 0x1 Grab pending s fpga. 0x0 0x1	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the No grab pending			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO Possible Values:	This is the sens 0x0 0x1 Grab pending s fpga. 0x0 0x1	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the No grab pending Grab pending			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO Possible Values:	This is the sens 0x0 0x1 Grab pending s fpga. 0x0 0x1	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the No grab pending Grab pending			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO Possible Values: GRAB_ACTIVE RO	This is the sens 0x0 0x1 Grab pending s fpga. 0x0 0x1 Grab active state received.	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the No grab pending Grab pending			
GRAB_EXPOSURE RO Possible Values: GRAB_PENDING RO Possible Values: GRAB_ACTIVE RO	This is the sens 0x0 0x1 Grab pending s fpga. 0x0 0x1 Grab active state received.	or integration status Idle Integrating tatus. When this register is set to one, a second grab command is queued in the No grab pending Grab pending Grab pending tus. When this register is set to one, at least one grab command has been			

31	30	29	28	27	26	25	24
	Reserved			FOT_	LENGTH_LINE	E(4:0)	
23	22	21	20	19	18	17	16
			Reserved				EO_FOT_SEL
15	14	13	12	11	10	9	8
	FOT_LENGTH(15:8)						
7	6	5	4	3	2	1	0
	FOT_LENGTH(7:0)						

FOT_LENGTH_LINE (4:0) RW	Frame Overhead Time LENGTH LINE This is the length of the Frame Overhead Time in line_time unit.		
Value at Reset:	0x0		
Possible Values:	Any Value Any 16 bit value		

EO_FOT_SEL	
RW	This selector selects who will generate the EO_FOT in the controller. When select 0, the EO_FOT is the falling edge detection of the monitor FOT. When select 1, the EO_FOT will be generated inside the controller with programmed FOT_LENGTH.
Value at Reset:	0x0

FOT_LENGTH (15:0)	Frame Overhead Time LENGTH				
RW	This is the length of the Frame Overhead Time. This register is defined as number of lines. It is used when EO_FOT_SEL is set to 1.				
Value at Reset:	0x0				
Possible Values:	Any Value	Any 16 bit value			

READOUT_CFG_FRAME_LIN E

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	DUMMY_LINES(7:0)							
15	14	13	12	11	10	9	8	
	Reserved			CURR_	FRAME_LINE	S(12:8)		
7	6	5	4	3	2	1	0	
	CURR_FRAME_LINES(7:0)							

DUMMY_LINES (7:0)	
RW	Number of lines to add in the readout (to debug XGS)
Value at Reset:	0x0

CURR_FRAME_LINES (12:0)	
RO	Current number of lines in the readout calculated by the XGS controller (without FOT).

31	30	29	28	27	26	25	24
	Reserved			READ	OUT_LENGTH	(28:24)	
23	22	21	20	19	18	17	16
	READOUT_LENGTH(23:16)						
15	14	13	12	11	10	9	8
			READOUT_L	ENGTH(15:8)			
7	6	5	4	3	2	1	0
	READOUT_LENGTH(7:0)						

READOUT_LENGTH (28:0)						
	This is the readout length register. This register is calculated by the FPGA in the IRIS4 projectand gives the readout length without the FOT. This register will depend on the ROI, as Subsampling mode. It is used in the PET engin calculations. In Sys Clock domain.					
Possible Values:	Any Value	Any 24 bits value				

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Reserved				KEEP_OUT_ TRIG_ENA
15	14	13	12	11	10	9	8
			LINE_TI	ME(15:8)			
7	6	5	4	3	2	1	0
	LINE_TIME(7:0)						

KEEP_OUT_TRIG_ENA	
RW	KEEPOUT zone TRIGger ENAble. When this register is enabled, then the trigger output will be synchronized with the line_int(monitor2) signal from the XGS sensor. To configure this keep out zone, use register READOUT_CFG4.
Value at Reset:	0x0

LINE_TIME (15:0)	LINE TIME	LINE TIME			
RW	This register definel the Line Time Unit is SEN	This register definel the length of one line of the sensor. It includes blanking and valid time. Line Time Unit is SENSOR Clock Cycles			
Value at Reset:	0x16e	0x16e			
Possible Values:	Any Value	Any Value between 1 and 255			

31	30	29	28	27	26	25	24	
KEEP_OUT_TRIG_END(15:8)								
23	22	21	20	19	18	17	16	
KEEP_OUT_TRIG_END(7:0)								
15	14	13	12	11	10	9	8	
]	KEEP_OUT_TR	IG_START(15:8)			
7	6	5	4	3	2	1	0	
	KEEP_OUT_TRIG_START(7:0)							

KEEP_OUT_TRIG_END (15:0)	
RW	During the line time, this register indicates the end of the trigger keep-out zone.
Value at Reset:	0x16d

KEEP_OUT_TRIG_START (15:0)	
RW	During the line time, this register indicates the start of the trigger keep-out zone.
Value at Reset:	0x16e

EXP_CTRL1

31	30	29	28	27	26	25	24
	Reserved		EXPOSURE_ LEV_MODE		EXPOSURE	_SS(27:24)	
23	22	21	20	19	18	17	16
	EXPOSURE_SS(23:16)						
15	14	13	12	11	10	9	8
	EXPOSURE_SS(15:8)						
7	6	5	4	3	2	1	0
	EXPOSURE_SS(7:0)						

EXPOSURE_LEV_MODE	EXPOSURE LEVel MO	EXPOSURE LEVel MODE				
RW	This is the exposure level mode selector. When selecting the TRIGGER ACTIVATION = Level Mode, this register selects the exposure method used. When this register is set to '0' the timed mode is selected; Register EXPOSURE_SS is used for the exposure time. When this register is set to '1' the external trigger width is used for the exposure time.					
Value at Reset:	0x0					
Possible Values:	0x0 Timed Mode					
	0x1 Trigger Width					

EXPOSURE_SS (27:0)	EXPOSURE Single Slop	EXPOSURE Single Slope				
RW	This is the total exposure	This is the total exposure time in single/dual/triple slope mode.				
	This register is double b	This register is double buffered.				
Value at Reset:	0x0	0x0				
Possible Values:	Any Value	Any 28 bits value				

EXP_CTRL2

31	30	29	28	27	26	25	24
	Reserved				EXPOSURE	L_DS(27:24)	
23	22	21	20	19	18	17	16
			EXPOSURE	_DS(23:16)			
15	14	13	12	11	10	9	8
	EXPOSURE_DS(15:8)						
7	6	5	4	3	2	1	0
	EXPOSURE_DS(7:0)						

EXPOSURE_DS (27:0)	EXPOSURE Dual	EXPOSURE Dual				
RW	This is a new 3d profiler feature We will be able to program upto 3 different exposure times (using unused multiSlope registers) Then we will be able to sequence those exposure times. Selection is made with input exposure_select.					
Value at Reset:	0x0					
Possible Values:	Any Value	Any 28 bits value				

EXP_CTRL3

31	30	29	28	27	26	25	24
	Reserved				EXPOSURE	E_TS(27:24)	
23	22	21	20	19	18	17	16
	EXPOSURE_TS(23:16)						
15	14	13	12	11	10	9	8
	EXPOSURE_TS(15:8)						
7	6	5	4	3	2	1	0
	EXPOSURE_TS(7:0)						

EXPOSURE_TS (27:0)	EXPOSURE Trip	EXPOSURE Tripple				
RW	We will be able to	This is a new 3d profiler feature We will be able to program upto 3 different exposure times (using unused multiSlope registers) Then we will be able to sequence those exposure times. Selection is made with input exposure select.				
Value at Reset:	0x0	0x0				
Possible Values:	Any Value	Any 28 bits value				

TRIGGER_DELAY

31	30	29	28	27	26	25	24
	Reserved			TRIGGER_DELAY(27:24)			
23	22	21	20	19	18	17	16
	TRIGGER_DELAY(23:16)						
15	14	13	12	11	10	9	8
	TRIGGER_DELAY(15:8)						
7	6	5	4	3	2	1	0
	TRIGGER_DELAY(7:0)						

TRIGGER_DELAY (27:0)	TRIGGER DELAY				
RW	This is the trigger delay. This trigger delay can be applied to HW(Only edge mode), SW and Continuous mode.				
	In HW level mode, the trigger cannot be delayed, since the level time represents the exposure time.				
	This register is double buffered				
Value at Reset:	0x0				
Possible Values:	Any Value	Any 28 bits value			

STROBE_CTRL1

Address: section "ACQ" base address + 0x048

31	30	29	28	27	26	25	24
STROBE_E	Rese	erved	STROBE_PO L		STROBE_ST	'ART(27:24)	
23	22	21	20	19	18	17	16
	STROBE_START(23:16)						
15	14	13	12	11	10	9	8
			STROBE_ST	TART(15:8)			
7	6	5	4	3	2	1	0
			STROBE_S'	TART(7:0)			

STROBE_E	STROBE Enable	STROBE Enable				
RW	This register enal	This register enables the strobe logic.				
	enabled. For Nexis 3 syste enabled. For Nexis 3 syste	ems, to enable STROBE_A signal, STROBE_E and STROBE_A_EN must be ems, to enable STROBE_B signal, STROBE_E and STROBE_B_EN must be ems, STROBE_A and STROBE B can be activated at the same time, in this bes will be the same as they share the same programmation.				
	This register is do	ouble buffered				
Value at Reset:	0x0	0x0				
Possible Values:	0x0	Strobe disabled				
	0x1	Strobe enabled				

STROBE_POL	STROBE POLarity	STROBE POLarity		
RW	This is the strobe polarity	This is the strobe polarity at the pin of the FPGA only for GTR systems.		
		For NEXIS3 systems use register ANPUT\IO\IO_OUT_POL\OUTx_POL This register is not double buffered.		
Value at Reset:	0x0	0x0		
Possible Values:	0x0	Active high strobe		
	0x1	Active low strobe		

STROBE_START (27:0)	STROBE START	STROBE START		
RW	This is the strobe start le	This is the strobe start location. This location depends on the Strobe Mode used.		
	In Strobe Mode='1', the	In Strobe Mode='0', the start of the strobe is situated during the exposure time. In Strobe Mode='1', the start of the strobe is situated during the trigger delay. This register is double buffered		
Value at Reset:	0x0			
Possible Values:	Any Value	Any 28 bits value		

18

STROBE_CTRL2

31	30	29	28	27	26	25	24
STROBE_MO DE	Reserved	STROBE_B_ EN	STROBE_A_ EN		STROBE_E	ND(27:24)	
23	22	21	20	19	18	17	16
			STROBE_E	END(23:16)			
15	14	13	12	11	10	9	8
			STROBE_I	END(15:8)			
7	6	5	4	3	2	1	0
			STROBE_	END(7:0)			

STROBE_MODE	STROBE MODE	STROBE MODE		
RW	This register selec	This register selects the location of the Strobe Start.		
	When this registe timer.	When this register is set to 0, the STROBE_START register is located during the exposure timer.		
	When this registe delay timer.	When this register is set to 1, the STROBE_START register is located during the trigger delay timer.		
	In HW level mod be delayed.	e the strobe mode must be set to STROBE MODE=0 since the trigger cannot		
	This register is do	This register is double buffered		
Value at Reset:	0x0	0x0		
Possible Values:	0x0	Strobe start during exposure		
	0x1	Strobe start during trigger delay		

STROBE_B_EN	STROBE phase B ENable		
RW	This field enables the generation of STROBE_B signal, for a NEXIS 3 system.		
	This register is double buffered to support back2back mode in nexis systems.		
Value at Reset:	0x0		
Possible Values:	0x0 Enable Strobe B		
	0x1	Disable Strobe B	

STROBE_A_EN	STROBE phase A ENable		
RW	This field enables the generation of STROBE_A signal(Default strobe), for a NEXIS 3 system.		
	This register is double buffered to support back2back mode in nexis systems.		
Value at Reset:	0x1		
Possible Values:	0x0 Enable Strobe A (default strobe)		
	0x1 Disable Strobe A		

STROBE_END (27:0)	STROBE END	STROBE END		
RW	This is the strobe end l	his is the strobe end location. This location does not depend on the Strobe Mode used.		
	This register is double	This register is double buffered		
Value at Reset:	0xfffffff			
Possible Values:	Any Value	Any 28 bits value		

31	30	29	28	27	26	25	24
			Rese	rved			
23	22	21	20	19	18	17	16
	Reserved SER_RW				SER_RWn		
15	14	13	12	11	10	9	8
	Reserved SER_CMD(1:0)			MD(1:0)			
7	6	5	4	3	2	1	0
	Reserved		SER_RF_SS		Reserved		SER_WF_SS

SER_RWn	SERial Read/V	SERial Read/Writen		
RW	This register co	This register configures the type of the serial access to the CMOS sensor		
Value at Reset:	0x1	0x1		
Possible Values:	0x0	0x0 Write access		
	0x1	Read access		

SER_CMD (1:0)	SERial CoMm	nand		
RW	This is the typ	This is the type of command sent to the serial fifo.		
	To access the SER_WRn, SI	Sensor, write SER_WF_SS=1 with SER_CMD=0x0, with the parametters: ER_ADD(8:0) and SER_DAT(15:0).		
	the parametter following form 1/62.5mhz. Th To insert a Sto	her between fifo commands, write SER_WF_SS=1 with SER_CMD=0x1, with SER_DAT(15:0). The value of the timer inserted is calculated with the nula: Timer= SER_DAT(15:0)*1024*SYS_PERIOD, SYS_PERIOD is ne granularity of the timer is 16.384us op separator command, write SER_WF_SS=1 with SER_CMD=0x3. When the counter this command, it will stop read from the fifo until a new SER_RF_SS is		
	received.			
Value at Reset:	0x0			
Possible Values:	0x0	CMOS sensor access COMMAND		
	0x1	Insert timer COMMAND		
	0x2	STOP separator COMMAND		
	0x3	RESERVED		

SER_RF_SS	SERial Read Fifo SnapSh	SERial Read Fifo SnapShot		
WO/AutoClr	This is the read fifo snapshot. When the read fifo logic receives this snapshot, it will read all the fifo comands until a STOP separator command is read or Empty fifo is detected.			
Possible Values:	0x0 Idle			
	0x1	Start Read FIFO		

SER_WF_SS	SERial Write F	SERial Write Fifo SnapShot		
WO/AutoClr	fifo. This fifo ca is a auto reset b	When the system toggle this bit, the address, data and command are wrote to the command fifo. This fifo can contain the entire dcf, so the driver will not need to pool the status bit. This is a auto reset bit register, so after the driver write one, the bit will be auto reset to 0. To start the FIFO read logic write '1' to regsiter SER_RF_SS.		
Possible Values:	0x0	Idle		
	0x1	0x1 Write a command to the FIFO		

31	30	29	28	27	26	25	24
	SER_DAT(15:8)						
23	22	21	20	19	18	17	16
	SER_DAT(7:0)						
15	14	13	12	11	10	9	8
Reserved	SER_ADD(14:8)						
7	6	5	4	3	2	1	0
	SER_ADD(7:0)						

SER_DAT (15:0)	SERial interface D	SERial interface DATa			
RW		This is the write data to be send to the CMOS sensor by the serial interface, or the config data to a TIMER command or to a POWER sequence command. See register SER_CMD.			
Value at Reset: 0x0					
Possible Values: Any Value		Any 16 bits value			

SER_ADD (14:0) RW	SERial interface ADDress This is the read/write address of the register in the CMOS sensor.	
Value at Reset:	0x0	
Possible Values:	Any Value	Any 9 bits value

31	30	29	28	27	26	25	24
			Reserved				SER_FIFO_E MPTY
23	22	21	20	19	18	17	16
			Reserved				SER_BUSY
15	14	13	12	11	10	9	8
	SER_DAT_R(15:8)						
7	6	5	4	3	2	1	0
	SER_DAT_R(7:0)						

SER_FIFO_EMPTY	SERial FIFO EMPTY
RO	This is the EMPTY flag of the xilinx fifo, when '1' there are no pending operations in the fifo.

SER_BUSY	SERial BUS	SERial BUSY		
RO	This is the BUSY status of the FIFO read logic. The flag will be set to '1' when the SER_RF_SS is set to '1'. It will be reseted to '0' when the read logic will decode a STOF separator command or when the FIFO will be empty.			
Possible Values:	0x0 FIFO read logic is idle			
	0x1	FIFO read logic is runnning		

SER_DAT_R (15:0)	SERial interface DATa Read		
RO	This is the data read from CMOS sensor.		
Possible Values:	Any Value	Any 16 bits value	

31	30	29	28	27	26	25	24
			Reserved				SENSOR_RE FRESH_TEM P
23	22	21	20	19	18	17	16
			Reserved				SENSOR_PO WERDOWN
15	14	13	12	11	10	9	8
			Reserved				SENSOR_CO LOR
7	6	5	4	3	2	1	0
	Reserved		SENSOR_RE G_UPTATE	Res	erved	SENSOR_RE SETN	SENSOR_PO WERUP

SENSOR_REFRESH_TEMP	SENSOR REFRESH TEI	MPerature
WO/AutoClr	This register starts a sensitemperature value readed SENSOR_TEMP_VALII	
Possible Values:	0x0	Idle
	0x1	Starts a Temperature read on Python SPI interface

SENSOR_POWERDOWN	
	After a PowerUp sequence(SESOR_POWERUP_DONE=1), successfull or not, this register can reset the clock oscillator and enable the reset to the sensor.
	This power down don't do power sequencing.

SENSOR_COLOR	SENSOR COL	LOR		
RW		This register informs the datapath logic that a color sensor is used. This information is need for the remapper logic.		
Value at Reset:	0x0			
Possible Values:	0x0	Monochrone sensor		
	0x1	Color sensor		

SENSOR_REG_UPTATE	SENSOR REC	SENSOR REGister UPDATE		
RW		By setting this bit to 1, the SENSOR CONTROLLER WILL UPDATE the programed CMOS sensor registers at the beginning of each grab.		
Value at Reset: 0x1				
Possible Values:	0x0 Do not update registers			
	0x1	Update registers		

SENSOR_RESETN	SENSOR RESET Not						
RW	After a successfull Power	After a successfull PowerUP sequence, writing this field to '0' reset the Python CMOS sensor.					
Value at Reset:	0x1						
Possible Values:	0x0	Reset the sensor after a successfull powerUP					
	0x1	Nothing					

SENSOR_POWERUP				
WO/AutoClr	This register Enables the clk oscillator and removes the reset from the sensor.			
Possible Values:	0x0	idle		
	0x1	Start the power sequence		

31	30	29	28	27	26	25	24
	SENSOR_TEMP(7:0)						
23	22	21	20	19	18	17	16
SENSOR_TE MP_VALID						SENSOR_PO WERDOWN	
15	14	13	12	11	10	9	8
Reser	Reserved SENSOR_RE SENSOR_OS Reserved SETN C_EN						SENSOR_VC C_PG
7	6	5	4	3	2	1	0
					SENSOR_PO WERUP_STA T	SENSOR_PO WERUP_DO NE	

SENSOR_TEMP (7:0)	
RO	This register gives the Temperature of the Python sensor after a SENSOR_REFRESH_TEMP snapshot. The field SENSOR_TEMP_VALID indicates when the SENSOR_TEMP value is valid.
	[Pas utilise pour le moment dans IRIS4]
Possible Values:	Any Value

SENSOR_TEMP_VALID	SENSOR TEMPerature	SENSOR TEMPerature VALID			
RO	This field indicates that the field SENSOR_TEMP have valid temperature after a SENSOR_REFRESH_TEMP snapshot.				
	[Pas utilise pour le moment dans IRIS4]				
Possible Values:	0x0	SENSOR_TEMPERATURE register is not valid			
	0x1 SENSOR_TEMPERATURE register is valid				

SENSOR_POWERDOWN				
RO	This field indicates that the sensor is in powerdown state.			
Possible Values:	0x0 Not in powerdown state			
	0x1	Powerdown		

SENSOR_RESETN	SENSOR RESET N			
RO	This is the sensor RESETN status.			
Possible Values:	0x0 In reset state			
	0x1 Not in reset			

SENSOR_OSC_EN	SENSOR OS	SENSOR OSCILLATOR ENable			
RO	This is the se	This is the sensor oscillator enable status.			
Possible Values:	0x0	Disable			
	0x1	Enable			

SENSOR_VCC_PG	SENSOR supp	SENSOR supply VCC Power Good			
RO	This is the VC	This is the VCC Power Good status (generated by external HW).			
	[TO BE DELE	TED, waiting for ON SEMI INFORMATION]			
Possible Values:	0x0	Disable			
	0x1	Enable			

SENSOR_POWERUP_STAT					
RO	When a powerup sequence	Then a powerup sequence is finish, this register indicates the result of the POWERUP			
	sequence.	equence.			
Possible Values:	0x0	PowerUp sequence fail			
	0x1	PowerUp sequence success			

SENSOR_POWERUP_DONE			
	This register indicates tha SENSOR_POWERUP_S	at the POWERUP sequence is finish. Read register TAT to see the result.	
Possible Values:	0x0 PowerUp sequence not started		
	0x1	PowerUp sequence finish	

SENSOR_SUBSAMPLING

Address: section "ACQ" base address + 0x09C

0x0

Description:

Value at Reset:

31	30	29	28	27	26	25	24
			Res	served			
23	22	21	20	19	18	17	16
			Res	served			
15	14	13	12	11	10	9	8
			reserve	ed1(11:4)			
7	6	5	4	3	2	. 1	0
	reserve	ed1(3:0)		ACTIVE_SU BSAMPLING _Y	reserved0	M_SUBSAMP LING_Y	SUBSAMPLI NG_X
reserved1 (11:0)							
STATIC							

	_
ACTIVE_SUBSAMPLING_Y	
RW	Subsampling (Row) for ROI Configurations
Value at Reset:	0x0
Possible Values:	0x0
	0x1

reserved0		
STATIC		
Value at Reset:	0x0	
Possible Values:	0x0	Idle
	0x1	Enable

M_SUBSAMPLING_Y		
RW	Subsampling (Row) for M	I Region
Value at Reset:	0x0	
Possible Values:	0x0	
	0x1	

SUBSAMPLING_X		
RW	Readout in Column Subsa	ampling Mode
Value at Reset:	0x0	
Possible Values:	0x0	
	0x1	

SENSOR_GAIN_ANA

Address: section "ACQ" base address + 0x0A4

Description:

SENSOR ADDRESS 204 DEC

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
reserved1(4:0)				AN	ALOG_GAIN(2	2:0)		
7	6	5	4	3	2	1	0	
	reserved0(7:0)							
·		•	•	•	•			

reserved1 (4:0)	
STATIC	
Value at Reset:	0x0

ANALOG_GAIN (2:0)		
RW		
Value at Reset:	0x1	
Possible Values:	0x1	1x
	0x3	2x
	0x7	4x

reserved0 (7:0)	
STATIC	
Value at Reset:	0x0

SENSOR_ROI_Y_START

Address: section "ACQ" base address + 0x0A8

Description:

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
	reserved(5:0) Y_START(9:8)						RT(9:8)	
7	6	5	4	3	2	1	0	
Y_START(7:0)								

reserved (5:0)	
STATIC	
Value at Reset:	0x0

Y_START (9:0)	Y START
RW	Y Start in Kernel size (Kernel is 4 lines)
Value at Reset:	0x0

SENSOR_ROI_Y_SIZE

Address: section "ACQ" base address + 0x0AC

Description:

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	reserved(5:0) Y_SIZE(9:8)						ZE(9:8)		
7	6	5	4	3	2	1	0		
Y_SIZE(7:0)									
7 (5 0)									

reserved (5:0)	
STATIC	
Value at Reset:	0x0

Y_SIZE (9:0)	Y SIZE
RW	Y SIZE in Kernel size (Kernel is 4 lines)
Value at Reset:	0x302

SENSOR_ROI2_Y_START

Address: section "ACQ" base address + 0x0B0

Description:

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	reserved(5:0)						Y_START(9:8)	
7	6	5	4	3	2	1	0	
Y_START(7:0)								

reserved (5:0)	
STATIC	
Value at Reset:	0x0

Y_START (9:0)	Y START
RW	Y Start in Kernel size (Kernel is 4 lines)
Value at Reset:	0x0

SENSOR_ROI2_Y_SIZE

Address: section "ACQ" base address + 0x0B4

Description:

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
		reserve	ed(5:0)			Y_SIZE(9:8)	
7	6	5	4	3	2	1	0
			Y_SIZ	ZE(7:0)			
reserved (5:0)							

reserved (5:0)	
STATIC	
Value at Reset:	0x0

Y_SIZE (9:0)	Y SIZE
RW	Y SIZE in Kernel size (Kernel is 4 lines)
Value at Reset:	0x302

SENSOR_M_LINES

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved	M_SUPPRESSED(4:0) M_LINES_SENSOR(9:8)							
7	6	5	4	3	2	1	0	
	M_LINES_SENSOR(7:0)							

M_SUPPRESSED (4:0)	
RW	Suppress the Readout of Initial Lines in the M Region
Value at Reset:	0x0

M_LINES_SENSOR (9:0)	
RW	Number of Lines to Readout from M Region in Context 0 Unit is #lines
	Total number of Black lines = M_LINES Total number of Black lines transferred as valid Black lines = M_LINES-M_SUPRESSED
Value at Reset:	0x8

SENSOR_DP_GR

Address: section "ACQ" base address + 0x0BC

Description:

Sensor Analog data pedestal for Gr pixels (Black offset)

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	reserved(3:0) DP_OFFSET_GR(11:8)						
7	6	5	4	3	2	1	0
	DP_OFFSET_GR(7:0)						
·							_

reserved (3:0)	
STATIC	
Value at Reset:	0x0

DP_OFFSET_GR (11:0)	
RW	Sensor Analog data pedestal for Gr pixels (Black offset)
Value at Reset:	0x100

SENSOR_DP_GB

Address: section "ACQ" base address + 0x0C0

Description:

Sensor Analog data pedestal for Gb pixels (Black offset)

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	reserved(3:0) DP_OFFSET_GB(11:8)						
7	6	5	4	3	2	1	0
	DP_OFFSET_GB(7:0)						
·							_

reserved (3:0)	
STATIC	
Value at Reset:	0x0

DP_OFFSET_GB (11:0)	
RW	Sensor Analog data pedestal for Gb pixels (Black offset)
Value at Reset:	0x100

SENSOR_DP_R

Address: section "ACQ" base address + 0x0C4

Description:

Sensor Analog data pedestal for R pixels (Black offset)

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	reserved(3:0) DP_OFFSET_R(11:8)							
7	6	5	4	3	2	1	0	
DP_OFFSET_R(7:0)								

reserved (3:0)	
STATIC	
Value at Reset:	0x0

DP_OFFSET_R (11:0)	
RW	Sensor Analog data pedestal for R pixels (Black offset)
Value at Reset:	0x100

SENSOR_DP_B

Address: section "ACQ" base address + 0x0C8

Description:

Sensor Analog data pedestal for B pixels (Black offset)

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
	reserved(3:0) DP_OFFSET_B(11:8)						
7	6	5	4	3	2	1	0
	DP_OFFSET_B(7:0)						

reserved (3:0)	
STATIC	
Value at Reset:	0x0

DP_OFFSET_B (11:0)	
RW	Sensor Analog data pedestal for B pixels (Black offset)
Value at Reset:	0x100

DEBUG_PINS

31	30	29	28	27	26	25	24
Reserved			Debug3_sel(4:0)				
23	22	21	20	19	18	17	16
Reserved			Debug2_sel(4:0)				
15	14	13	12	11	10	9	8
Reserved					Debug1_sel(4:0)		
7	6	5	4	3	2	1	0
	Reserved				Debug0_sel(4:0)		

Debug3_sel (4:0)	
RW	debug_vector(0x0) <= python_monitor0;
	debug_vector(0x1) <= python_monitor1;
	debug_vector(0x2) <= grab_mngr_trig_rdy;
	debug_vector(0x3) <= curr_trig0;
	debug_vector(0x4) <= strobe;
	debug_vector(0x5) <= python_exposure;
	$debug_vector(0x6) \leftarrow FOT;$
	debug_vector(0x7) <= readout;
	debug_vector(0x8) <= readout_stateD;
	debug_vector(0x9) <= ext_trig;
	debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD;
	debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;
	debug_vector(0xc)<= grab_mngr_trig;
	debug_vector(0xd) <= grab_mngr_trig_rdy;
	debug_vector(0xe) <= grab_pending;
	debug_vector(0xf) <= grab_active;
	debug_vector(0x10) <= DEC_DATA_EN;
	$debug_vector(0x11) \le DEC_SOL;$
	debug_vector(0x12) <= DEC_SOF;
	$debug_vector(0x13) \le DEC_EOL;$
	$debug_vector(0x14) \le DEC_EOF;$
	debug_vector(0x15) <= DEC_CRC;
	debug_vector(0x16) <= DEC_TRAIN;
	debug_vector(0x17) <= fpnprnu_corr_sof;
	debug_vector(0x18) <= fpnprnu_corr_sol;
	debug_vector(0x19) <= fpnprnu_corr_data_val;
	debug_vector(0x1a) <= fpnprnu_corr_eol;
	debug_vector(0x1b) <= fpnprnu_corr_eof;
	debug_vector(0x1c) <= python_ssn_int;
	$debug_vector(0x1d) \le debug_lvds(0);$
	$debug_vector(0x1e) \le debug_lvds(1);$
	$debug_vector(0x1f) \le 'Z';$
Value at Reset:	0x1f

```
Debug2 sel (4:0)
RW
                                    debug\_vector(0x0) \le python\_monitor0;
                                     debug_vector(0x1) <= python_monitor1;
                                    debug_vector(0x2) <= grab_mngr_trig_rdy;
debug_vector(0x3) <= curr_trig0;</pre>
                                     debug_vector(0x4) <= strobe;
                                     debug_vector(0x5) <= python_exposure;
debug_vector(0x6) <= FOT;</pre>
                                     debug vector(0x7) \le readout;
                                     debug_vector(0x8) <= readout_stateD;</pre>
                                     debug_vector(0x9) <= ext_trig;
                                     debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD;</pre>
                                     debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;</pre>
                                     debug_vector(0xc)<= grab_mngr_trig;</pre>
                                     debug_vector(0xd) <= grab_mngr_trig_rdy;</pre>
                                     debug_vector(0xe) <= grab_pending;</pre>
                                     debug_vector(0xf) <= grab_active;</pre>
                                     debug_vector(0x10) <= DEC_DATA_EN;
debug_vector(0x11) <= DEC_SOL;
                                     debug vector(0x12) <= DEC SOF:
                                     debug_vector(0x13) <= DEC_EOL;
                                    debug_vector(0x14) <= DEC_EOF;
debug_vector(0x15) <= DEC_CRC;
debug_vector(0x16) <= DEC_TRAIN;
                                     debug_vector(0x17) <= fpnprnu_corr_sof;
                                     debug_vector(0x18) <= fpnprnu_corr_sol;
                                     debug_vector(0x19) <= fpnprnu_corr_data_val;
                                     debug_vector(0x1a) <= fpnprnu_corr_eol;
                                     debug vector(0x1b) \le fpnprnu corr eof;
                                     debug_vector(0x1c) <= python_ssn_int;
                                     debug_vector(0x1d) <= debug_lvds(0);</pre>
                                     debug_vector(0x1e) <= debug_lvds(1);
                                     debug\_vector(0x1f) \le 'Z';
Value at Reset:
                                    0x1f
```

```
Debug1_sel (4:0)
RW
                                  debug_vector(0x0) <= python_monitor0;
                                 debug_vector(0x1) <= python_monitor1;
                                  debug_vector(0x2) <= grab_mngr_trig_rdy;
                                  debug_vector(0x3) <= curr_trig0;</pre>
                                  debug_vector(0x4) <= strobe;
                                  debug_vector(0x5) <= python_exposure;
                                 debug vector(0x6) <= FOT;
                                  debug\_vector(0x7) \le readout;
                                  debug_vector(0x8) <= readout_stateD;</pre>
                                  debug vector(0x9) \le ext trig
                                 debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD;
                                 debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;</pre>
                                  debug_vector(0xc)<= grab_mngr_trig;</pre>
                                  debug_vector(0xd) <= grab_mngr_trig_rdy;</pre>
                                  debug_vector(0xe) <= grab_pending;</pre>
                                 debug_vector(0xf) <= grab_active
                                  debug_vector(0x10) <= DEC_DATA_EN;
                                 debug_vector(0x11) <= DEC_SOL;
debug_vector(0x12) <= DEC_SOF;
debug_vector(0x13) <= DEC_EOL;
                                  debug vector(0x14) <= DEC EOF;
                                  debug_vector(0x15) <= DEC_CRC;
                                  debug_vector(0x16) <= DEC_TRAIN;</pre>
                                  debug_vector(0x17) <= fpnprnu_corr_sof;
                                 debug_vector(0x18) <= fpnprnu_corr_sol;
                                  debug_vector(0x19) <= fpnprnu_corr_data_val;
                                  debug_vector(0x1a) <= fpnprnu_corr_eol;</pre>
                                  debug_vector(0x1b) <= fpnprnu_corr_eof;
                                  debug_vector(0x1c) <= python_ssn_int;</pre>
                                  debug_vector(0x1d) <= debug_lvds(0);
                                  debug_vector(0x1e) <= debug_lvds(1);
                                  debug\_vector(0x1f) \le 'Z';
Value at Reset:
                                 0x1f
```

Debug0_sel (4:0)	
RW	debug_vector(0x0) <= python_monitor0;
	debug_vector(0x1) <= python_monitor1;
	debug_vector(0x2) <= grab_mngr_trig_rdy;
	debug_vector(0x3) <= curr_trig0;
	$debug_vector(0x4) \le strobe;$
	debug_vector(0x5) <= python_exposure;
	$ debug_vector(0x6) <= FOT;$
	debug_vector(0x7) <= readout;
	debug_vector(0x8) <= readout_stateD;
	debug_vector(0x9) <= ext_trig;
	debug_vector(0xa) <= REGFILE.ACQ.GRAB_CTRL.GRAB_CMD;
	debug_vector(0xb) <= REGFILE.ACQ.GRAB_CTRL.GRAB_SS;
	debug_vector(0xc)<= grab_mngr_trig;
	debug_vector(0xd) <= grab_mngr_trig_rdy;
	debug_vector(0xe) <= grab_pending;
	debug_vector(0xf) <= grab_active;
	debug_vector(0x10) <= DEC_DATA_EN;
	debug_vector(0x11) <= DEC_SOL;
	debug_vector(0x12) <= DEC_SOF;
	debug_vector(0x13) <= DEC_EOL;
	debug_vector(0x14) <= DEC_EOF;
	debug_vector(0x15) <= DEC_CRC;
	$debug_vector(0x16) \le DEC_TRAIN;$
	debug_vector(0x17) <= fpnprnu_corr_sof;
	debug_vector(0x18) <= fpnprnu_corr_sol;
	debug_vector(0x19) <= fpnprnu_corr_data_val;
	debug_vector(0x1a) <= fpnprnu_corr_eol;
	debug_vector(0x1b) <= fpnprnu_corr_eof;
	debug_vector(0x1c) <= python_ssn_int;
	$debug_vector(0x1d) \le debug_lvds(0);$
	debug_vector(0x1e) <= debug_lvds(1);
	$debug_vector(0x1f) <= 'Z';$
Value at Reset:	0x1f

TRIGGER_MISSED

31	30	29	28	27	26	25	24	
	Reserved		TRIGGER_MI SSED_RST		Rese	rved		
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	TRIGGER_MISSED_CNTR(15:8)							
7	6	5	4	3	2	1	0	
			TRIGGER_MISS	ED_CNTR(7:0)			

TRIGGER_MISSED_RST	T TRIGGER MISSED ReSeT					
WO/AutoClr	This is the trigger missed reset.					
Possible Values:	0x1	Reset the Trigger counter reset				

TRIGGER_MISSED_CNTR (15:0)	TRIGGER MISSED CouNTeR			
RO	This is the number of trigg	ger missed detected.		
Possible Values:	Any Value			

SENSOR_FPS

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	SENSOR_FPS(15:8)									
7	6	5	4	3	2	1	0			
	SENSOR_FPS(7:0)									

SENSOR_FPS (15:0)	SENSOR Frame Per Second
	This is the number of frames received in 1 second interval. This register can count up to 64k frame/s. This counter counts on SO FOT event.

DEBUG

31	30	29	28	27	26	25	24	
	Reserved		DEBUG_RST _CNTR		Rese	rved		
23	22	21	20	19	18	17	16	
			Rese	rved				
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
		Reserved			LED_TEST_0	COLOR(1:0)	LED_TEST	

DEBUG_RST_CNTR		
RW	This register clears the	e debug entrs
Value at Reset:	0x1	
Possible Values:	0x0	
	0x1	Reset counters

LED_TEST_COLOR (1:0) RW		
Value at Reset:	0x0	
Possible Values:	0x0	The LED is OFF
	0x1	The LED is GREEN
	0x2	The LED is RED
	0x3	The LED is ORANGE

LED_TEST						
RW	This register will put the LED status in test mode. The test mode is controlled by LED_TEST_COLOR					
Value at Reset:	0x0					
Possible Values:	0x0	The LED is in user mode.				
	0x1	The LED is in test mode.				

DEBUG_CNTR1

31	30	29	28	27	26	25	24	
	Reserved			SENSOR_FRAME_DURATION(27:24)				
23	22	21	20	19	18	17	16	
	SENSOR_FRAME_DURATION(23:16)							
15	14	13	12	11	10	9	8	
	SENSOR_FRAME_DURATION(15:8)							
7	6	5	4	3	2	1	0	
	SENSOR FRAME DURATION(7:0)							

SENSOR_FRAME_DURATI ON (27:0)			
	This is the time between the last 2 EOF received(in sys clock domain). This register can count up to 4.29 seconds. It can be used to predict sensor framerate or to verify sync between 3D profiler heads. This feature is enabled by setting register regfile.ACQ.DEBUG.DEBUG_RST_CNTR to 0.		
Possible Values:	Any Value	Any 28 bits value	

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Reserved				EXP_FOT
15	14	13	12	11	10	9	8
	Reserved EXP_FOT_TIME(11:8)						
7	6	5	4	3	2	1	0
EXP_FOT_TIME(7:0)							

EXP_FOT	EXPosure durin	EXPosure during FOT		
RW	exposure in the EXP_FOT_TIME	When set to '1' this register, the output exposure and strobe signals will take into account the exposure in the FOT of the frame. This timing must be programmed in register EXP_FOT_TIME. This timing must be calculated from the OnSemi setting files .		
Value at Reset:	0x1	0x1		
Possible Values:	0x0	0x0 Disable exposure during FOT in output exposure signal and Strobe		
	0x1	Enable exposure during FOT in output exposure signal and Strobe		

EXP_FOT_TIME (11:0)	EXPosure during FOT TIME		
RW	This is the time of the exposure during the FOT. This timing must be calculated from the OnSemi setting files.		
	From DCF v1.2, for all LVDS modes :		
	P5000 & P2000 EXP_FOT=40.666us, program value 0x9ee		
	P1300 & P500 & P300 EXP_FOT=27.333us, program value 0x6ac		
Value at Reset:	0x9ee		

ACQ_SFNC

31	30	29	28	27	26	25	24
			Rese	erved			
23	22	21	20	19	18	17	16
			Rese	erved			
15	14	13	12	11	10	9	8
			Rese	erved			
7	6	5	4	3	2	1	0
			Reserved				RELOAD_GR AB PARAMS

RELOAD_GRAB_PARAMS				
RW	This register is not used for the moment. It may be used in the future to reload the exposure time			
Value at Reset:	0x1			
Possible Values:	0x0			
	0x1			