

# Introduction to ROCm and HIP for AMD GPUs

Tom Papatheodore
AMD University Program
Research & Advanced Development

**CARLA 2024 September 30, 2024** 




# **AMD University Program Vision**

Empower academics with AMD technology to enhance teaching and learning experiences and advance state-of-the-art research.

https://www.amd.com/en/corporate/university-program.html

# **Session Overview**











9:30 AM – 10:40 AM	Resource Access	Log in to Cluster and Clone Tutorial Repository
	Background	Parallel Programming Models, AMD GPUs, ROCm, HIP
	Basics w/ Vector Addition	Basic structure of HIP code, API calls, grid hierarchy, kernels
	HIP Error Checking	Understanding HIP API errors and kernel errors
	Timing w/ hipEvents	Using HIP events to time GPU operations
10:45 AM - 11:00 AM	Hands-On Session 1	Participants work on exercises on content covered to this point
11:00 AM - 11:30 AM	BREAK	
11:30 AM – 12:10 PM	2D Grids	Matrix addition example
	Shared Memory	Vector addition example
	Concurrency	Streams, overlap kernels, overlap data transfers w/ compute
	<b>CUDA-to-HIP Translations</b>	hipify and hipifly
12:10 PM – 12:40 PM	Hands-On Session 2	Participants work on exercises on content covered to this point
12:40 PM – 1:00 PM	Al on ROCm	Supported frameworks and ecosystem partners
	Wrap Up	Additional resources and where to go from here

# Resource Access

# Log In to Cluster and Clone Repository

#### AMD AI & HPC Cluster

40-node cluster consisting of AMD EPYC CPUs (7V13, 7763) and AMD Instinct GPUs (MI100, MI210, MI250) connected with a high-speed GPU-aware interconnect.

You will be given a temporary username + password to access the cluster during the tutorial. To log in, open a terminal and issue the following command, then enter your password when prompted:

\$ ssh <username>@hpcfund.amd.com



Once logged in, please clone the tutorial repository by issuing the following command and move into the directory:

git clone https://github.com/AMDResearch/introduction\_to\_hip.git cd introduction to hip

# Background

# **Parallel Programming Models**

#### Distributed-Memory Model

- For example, message passing interface (MPI)
- Coarse-grained parallelism across nodes


#### **Shared-Memory Model**

- For example, OpenMP<sup>®</sup>
- Fine-grained parallelism within node

#### GPU Programming

- For example, HIP, CUDA
- Fine-grained parallelism within node


#### 4-Node Cluster







# An Open-Source SW Stack for GPU Computation in AI & HPC



- Consists of a collection of drivers, development tools, and APIs that enable GPU programming from low-level kernel to end-user applications
- Powered by the Heterogeneous-Compute Interface for Portability (HIP)




# Heterogeneous-Compute Interface for Portability (HIP)

The AMD Heterogeneous-compute Interface for Portability (HIP) is a C++ runtime API and kernel language that allows developers to create portable applications that can run on AMD accelerators as well as CUDA devices.

#### HIP:

- Is open-source
- Provides an API for an application to leverage GPU acceleration for both AMD and CUDA devices
- Syntactically similar to CUDA, most CUDA API calls can be converted in place: cuda -> hip
- Supports a strong subset of CUDA runtime functionality





#### HIP API

#### Device Management:

hipSetDevice(), hipGetDevice(), hipGetDeviceProperties()

#### **Memory Management**

hipMalloc(), hipMemcpy(), hipMemcpyAsync(), hipFree()

#### Streams

hipStreamCreate(), hipDeviceSynchronize(), hipStreamSynchronize(), hipStreamDestroy()

#### **Events**

hipEventCreate(), hipEventRecord(), hipStreamWaitEvent(), hipEventElapsedTime()

#### **Device Kernels**

• \_\_global\_\_, \_\_device\_\_, hipLaunchKernelGGL(), <<< >>>

#### Device code

threadIdx, blockIdx, blockDim, \_\_shared\_\_, 200+ math functions covering entire CUDA math library.

#### Error handling


hipGetLastError(), hipGetErrorString()



#### A Tale of Host and Device

Source code in HIP has two flavors: Host code and Device code

- Host is the CPU
- Host code runs here
- Usual C++ syntax and features
- Entry point is the 'main' function
- HIP API can be used to create device buffers, move between host and device, and launch device code




- Device is the GPU
- Device code runs here
- C-like syntax
- Device codes are launched via "kernels"
- Instructions from the Host are enqueued into "streams"




# **Host-Device Programming Model**

- Execution is passed back and forth between host and device as a program runs.
- The host and device each have their own physical memories so data must also be copied back and forth between their memories.










#### **Grid Hierarchy – Threads & Thread Blocks**




#### **Threads**

- Fine-grained parallelism
- Threads within a block can cooperate (e.g., access same shared memory, block-level synchs)

AMD	NVIDIA
Grid	Grid
Workgroup	Thread Block
Thread	Thread
Wavefront	Warp

#### SIMD operations

Why blocks and threads?



Allows a natural mapping of kernels to hardware:

Upon kernel launch, a grid of thread blocks is launched to compute the kernel on the compute units (CUs)

Threads within a thread block:

• Execute on the same CU, share LDS memory and L1 cache, can synchronize

Threads in a block are executed in 64-wide chunks called "wavefronts" (or 32-wide for Radeon)

- Wavefronts execute on SIMD units (Single Instruction Multiple Data)
- If a wavefront stalls (e.g., data dependency) CUs can quickly context switch to another wavefront

Good practice to make block size a multiple of 64 to have several wavefronts (e.g., 256 threads)

Local Data Share Matrix Core Unit Shader Core


Scheduler

L1 Cache



#### SIMD operations

Why blocks and threads?



Allows a natural mapping of kernels to hardware:

Upon kernel launch, a grid of thread blocks is launched to compute the kernel on the compute units (CUs)

Threads within a thread block:

Execute on the same CU, share LDS memory and L1 cache, can synchronize

Threads in a block are executed in 64-wide chunks called "wavefronts" (or 32-wide for Radeon)

- Wavefronts execute on SIMD units (Single Instruction Multiple Data)
- If a wavefront stalls (e.g., data dependency) CUs can quickly context switch to another wavefront

Good practice to make block size a multiple of 64 to have several wavefronts (e.g., 256 threads)


Local Data Share Matrix Core Unit Shader Core

Scheduler

L1 Cache

#### SIMD operations

Why blocks and threads?



Allows a natural mapping of kernels to hardware:

Upon kernel launch, a grid of thread blocks is launched to compute the kernel on the compute units (CUs)

Threads within a thread block:

• Execute on the same CU, share LDS memory and L1 cache, can synchronize

Threads in a block are executed in 64-wide chunks called "wavefronts" (or 32-wide for Radeon)

- Wavefronts execute on SIMD units (Single Instruction Multiple Data)
- If a wavefront stalls (e.g., data dependency) CUs can quickly context switch to another wavefront

Good practice to make block size a multiple of 64 to have several wavefronts (e.g., 256 threads)

Local Data Share Matrix Core Unit Shader Core L1 Cache
Scheduler



# Learning the Basics through Vector Addition


Concepts demonstrated by:

introduction to hip/examples/01 vector addition



#### **Vector Addition**

Vector addition is simply the element-wise addition of 2 vectors



#### HIP API Calls for Simple Vector Addition Code

HIP return status Pointer to GPU buffer hipError\_t hipMalloc(void \*\*ptr\_to\_buf, size\_t size\_in\_bytes)

Size of GPU buffer (bytes)

CPU-GPU Data Transfers

```
HIP return status

Destination buffer

hipError_t hipMemcpy (void *dst, void *src, size_t size_in_bytes, hipMemcpyKind kind)

Size of buffer (bytes)
```

```
GPU
Memory
Jeallocation
```

```
HIP return status

HIP return status

HipError_t hipFree(void *buf)
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
    int N = 1024 * 1024;
    size t bytes = N * sizeof(double);
    double *h A = (double*) malloc(bytes);
    double *h B = (double*) malloc(bytes);
    double *h C = (double*) malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
        h A[i] = sin(i) * sin(i);
        h B[i] = cos(i) * cos(i);
        h C[i] = 0.0;
    double *d A, *d B, *d C;
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
    int N = 1024 * 1024;
    size t bytes = N * sizeof(double);
                                               GPU Kernel
    double *h A = (double*) malloc(bytes);
                                               Function
    double *h B = (double*) malloc(bytes);
    double *h C = (double*)malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
        h C[i] = 0.0;
    double *d A, *d B, *d C;
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
   if (id < n) C[id] = A[id] + B[id];
                                               Beginning
int main(int argc, char *argv[]) {
                                               of main
   int N = 1024 * 1024;
   size t bytes = N * sizeof(double);
   double *h A = (double*)malloc(bytes);
   double *h B = (double*) malloc(bytes);
   double *h C = (double*) malloc(bytes);
   for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
       h C[i] = 0.0;
   double *d A, *d B, *d C;
   hipMalloc(&d A, bytes);
   hipMalloc(&d B, bytes);
   hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
                               End of main
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
   if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
                                            Number of
   int N = 1024 * 1024;
                                            elements and
   size t bytes = N * sizeof(double);
                                            bytes in array
   double *h A = (double*) malloc(bytes);
   double *h B = (double*) malloc(bytes);
   double *h C = (double*) malloc(bytes);
   for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
       h C[i] = 0.0;
   double *d A, *d B, *d C;
   hipMalloc(&d A, bytes);
   hipMalloc(&d B, bytes);
   hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<bh style="font-size: 150%;">vec add<<<bh style="font-size: 150%;">blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
   if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
   int N = 1024 * 1024;
   size t bytes = N * sizeof(double);
                                               Allocate
   double *h A = (double*) malloc(bytes);
                                              memory for
   double *h B = (double*)malloc(bytes);
   double *h C = (double*) malloc(bytes);
                                               host arrays
   for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
       h C[i] = 0.0;
   double *d A, *d B, *d C;
   hipMalloc(&d A, bytes);
   hipMalloc(&d B, bytes);
   hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
    int N = 1024 * 1024;
    size t bytes = N * sizeof(double);
    double *h A = (double*)malloc(bytes);
    double *h B = (double*) malloc(bytes);
    double *h C = (double*) malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
        h A[i] = sin(i) * sin(i);
                                         Initialize host
       h B[i] = cos(i) * cos(i);
        h C[i] = 0.0;
                                        arrays
    double *d A, *d B, *d C;
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
    int N = 1024 * 1024;
    size t bytes = N * sizeof(double);
    double *h A = (double*) malloc(bytes);
    double *h B = (double*) malloc(bytes);
    double *h C = (double*) malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
       h C[i] = 0.0;
    double *d A, *d B, *d C;
                                         Allocate memory
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
                                         for device arrays
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
   if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
   int N = 1024 * 1024;
                                            Copy data from
   size t bytes = N * sizeof(double);
                                            host arrays to
   double *h A = (double*) malloc(bytes);
                                            device arrays
   double *h B = (double*) malloc(bytes);
   double *h C = (double*)malloc(bytes);
   for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
       h C[i] = 0.0;
   double *d A, *d B, *d C;
   hipMalloc(&d A, bytes);
   hipMalloc(&d B, bytes);
   hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<bh style="font-size: 150%;">
vec add<<<bh style="font-size: 150%;">
vec add<<<<bh style="font-size: 150%;">
blk >>> (d A, d B, d C, N);
}
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of \sim1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
    int N = 1024 * 1024;
                                            Launch kernel
    size t bytes = N * sizeof(double);
                                            function
    double *h A = (double*) malloc(bytes);
    double *h B = (double*) malloc(bytes);
    double *h C = (double*)malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
        h C[i] = 0.0;
    double *d A, *d B, *d C;
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<bh style="font-size: 150%;">vec add<<<bh style="font-size: 150%;">blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
   if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
   int N = 1024 * 1024;
                                            Send data from
   size t bytes = N * sizeof(double);
                                            device array to
   double *h A = (double*) malloc(bytes);
                                            host array
   double *h B = (double*) malloc(bytes);
   double *h C = (double*)malloc(bytes);
   for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
       h C[i] = 0.0;
   double *d A, *d B, *d C;
   hipMalloc(&d A, bytes);
   hipMalloc(&d B, bytes);
   hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<bh style="font-size: 150%;">
vec add<<<bh style="font-size: 150%;">
vec add<<<<bh style="font-size: 150%;">
blk >>> (d A, d B, d C, N);
}
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
                                              Check for
    int N = 1024 * 1024;
                                              correctness
    size t bytes = N * sizeof(double);
    double *h A = (double*) malloc(bytes);
    double *h B = (double*) malloc(bytes);
    double *h C = (double*) malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
       h A[i] = sin(i) * sin(i);
       h B[i] = cos(i) * cos(i);
        h C[i] = 0.0;
    double *d A, *d B, *d C;
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
    int N = 1024 * 1024;
    size t bytes = N * sizeof(double);
    double *h A = (double*)malloc(bytes);
    double *h B = (double*) malloc(bytes);
    double *h C = (double*) malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
        h A[i] = sin(i) * sin(i);
        h B[i] = cos(i) * cos(i);
        h C[i] = 0.0;
    double *d A, *d B, *d C;
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of ~1.0\n", sum / N);
    exit(1);
free(h A);
                             Deallocate host
free(h B);
free(h C);
                            memory
hipFree(d A);
hipFree(d B);
hipFree(d C);
printf(" SUCCESS \n");
```

```
global void vec add(double *A, double *B, double *C, int n)
    int id = blockDim.x * blockIdx.x + threadIdx.x;
    if (id < n) C[id] = A[id] + B[id];
int main(int argc, char *argv[]){
    int N = 1024 * 1024;
    size t bytes = N * sizeof(double);
    double *h A = (double*) malloc(bytes);
    double *h B = (double*) malloc(bytes);
    double *h C = (double*) malloc(bytes);
    for (int i=0; i<N; i++) {</pre>
        h A[i] = sin(i) * sin(i);
        h B[i] = cos(i) * cos(i);
        h C[i] = 0.0;
    double *d A, *d B, *d C;
    hipMalloc(&d A, bytes);
    hipMalloc(&d B, bytes);
    hipMalloc(&d C, bytes);
```

```
hipMemcpy(d A, h A, bytes, hipMemcpyHostToDevice);
hipMemcpy(d B, h B, bytes, hipMemcpyHostToDevice);
hipMemcpy(d C, h C, bytes, hipMemcpyHostToDevice);
int thr per blk = 256;
int blk in grid = ceil( float(N) / thr per blk );
vec add<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
hipMemcpy(h C, d C, bytes, hipMemcpyDeviceToHost);
double sum
double tolerance = 1.0e-14;
for (int i=0; i<N; i++) {</pre>
    sum = sum + h C[i];
if ( fabs ( (sum / N) - 1.0 ) > tolerance ) {
    printf("Error: Sum/N = %0.2f instead of \sim1.0\n", sum / N);
    exit(1);
free(h A);
free(h B);
free(h C);
                              Deallocate
hipFree(d A);
hipFree(d B);
                              device memory
hipFree(d C);
printf(" SUCCESS \n");
```

# **Anatomy of a HIP Vector Addition Kernel**

HIP kernel arguments

- GPU buffers allocated w/ hipMalloc
- n is an int passed by value

```
Indicates this is a HIP kernel function
                   HIP kernels do not return anything
                 void vector addition (double *A, double *B, double *C, int n)
       global
         int id = blockDim.x * blockIdx.x + threadIdx.x;
         if (id < n) C[id] = A[id] + B[id];
                                                                          Define global thread ID
```

Ensure we do not access memory that does not belong to us

https://rocm.docs.amd.com/projects/HIP/en/latest/reference/kernel\_language.html




#### **HIP Kernels – Global Thread IDs**

```
blockDim.x = Number of threads in block
blockIdx.x = Block ID within the grid
threadIdx.x = Thread ID within a block
```

```
___global__ void vector_addition(double *A, double *B, double *C, int n)
{
    int id = blockDim.x * blockIdx.x + threadIdx.x; ← How does this define a global ID?
    if (id < n) C[id] = A[id] + B[id];
}
```

```
Ex: 16-element array

int N = 16;
int thr_per_blk = 4;
int blk in grid = ceil( float(N) / thr per blk ); (= 4)
```



C/C++ array with 16 elements


1D HIP grid with four blocks, each with four threads


```
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

e.g., if I am local thread ID 3 in block 2, my global ID is:

#### **HIP Kernels – Global Thread IDs**

```
blockDim.x = Number of threads in block
blockIdx.x = Block ID within the grid
threadIdx.x = Thread ID within a block
```





C/C++ array with 15 elements

1D HIP grid with four blocks, each with four threads (still 16 threads needed to cover the 15 elements)

0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15

Conditional needed so thread 15 does not access memory beyond end of array.

#### How to Launch a HIP Kernel

```
int thr_per_blk = 256;
int blk_in_grid = ceil( float(N) / thr_per_blk );

/* Launch vector addition kernel */
vector_addition<<<<blk_in_grid, thr_per_blk>>>(d_A, d_B, d_C, N);
```

NOTE: GPU kernel launches are asynchronous with respect to the host.



### **Compiling and Running Basic HIP Code**

HIP is a C/C++ extension which requires a compiler to convert high-level code into machine code.

hipcc is a compiler driver that calls clang or nvcc (depending on the target) and passes appropriate include and library options for the target architecture.

## HIP Error Checking

Concepts demonstrated by:

introduction\_to\_hip/examples/02\_vector\_addition\_error\_check



### **Additional HIP API Calls for Error Checking**

Joseph Jo

Sync across entire device

```
HIP return status

No arguments

hipError_t hipDeviceSynchronize (void)
```

### **HIP Error Checking**

There are two main types of HIP errors to check for:

- Errors returned from HIP API calls
  - → HIP API calls return a hipError t status
- Errors from HIP kernels
  - → Synchronous errors: related to kernel launch
  - → Asynchronous errors: related to kernel execution

Let's look at how to check for these errors...

### **HIP Error Checking – API Errors**

The hipError t value should be checked for all HIP API calls!

The easiest method is wrapping the API calls in a macro, which can be reused in all your HIP codes.

```
#define gpuCheck(call)
do{
    hipError t qpuErr = call;
    if(hipSuccess != gpuErr) {
        exit(1);
}while(0)
int main(int argc, char *argv[]){
    gpuCheck( hipMalloc(&d A, bytes) );
```

### HIP Error Checking – Kernel Errors

### Why are kernel errors handled differently?

- HIP kernels do not have a return value.
- In addition, when a kernel is launched, execution is immediately given back to the host process.

```
/* Launch multiply kernel */
multiply<<<blk_in_grid, thr_per_blk>>>(d_A, N);

/* Check for kernel launch errors */
gpuCheck( hipGetLastError() );

/* Check for kernel execution errors */
gpuCheck ( hipDeviceSynchronize() );
...
```

### So how do we handle kernel errors?

- Errors related to the kernel launch (e.g., invalid execution parameters) are "known" immediately since there either was or was not a kernel launch error.
  - → To handle these errors, we can manually check for the last error that occurred using hipGetLastError()
  - → These are known as synchronous errors
- Errors related to kernel execution (e.g., invalid memory access) can happen at any time while the kernel is running.
  - → To handle these errors, we must synchronize the device to make sure we catch these errors (hipDeviceSychronize()).
  - → These are known as asynchronous errors

**NOTE:** Device synchronization can cause reduced performance so should reserved for debugging.



## hipEvents for Timing

Concepts demonstrated by:

introduction\_to\_hip/examples/03\_vector\_addition\_timers



### Timing HIP Codes with hipEvents

HIP events can be placed into a HIP stream (sequence of GPU operations carried out in-order). For example, timing operations on the GPU.

```
hipEvent t start, stop;
gpuCheck( hipEventCreate(&start) );
gpuCheck( hipEventCreate(&stop) );
gpuCheck( hipEventRecord(start, NULL) );
vector addition<<<blk in grid, thr per blk>>>(d A, d B, d C, N);
gpuCheck( hipEventRecord(stop, NULL) );
float kernel time;
gpuCheck( hipEventSynchronize(stop) );
gpuCheck( hipEventElapsedTime(&kernel time, start, stop) );
printf("Kernel time (ms) : %0.2f\n", kernel time);
```

### Demo 1

Show basic workflow to compile a code, submit to the batch queue, and view the results.

Motivate the need for error checking and show its benefits.

Show basic HIP event timer.

### Codes used:

introduction\_to\_hip/examples/01\_vector\_addition
introduction\_to\_hip/examples/02\_vector\_addition\_error\_check
introduction\_to\_hip/examples/03\_vector\_addition\_timers



## Hands-On Session 1 (Example 01 + Exercises 01-03)

Follow example on next slide.

Then follow the README.md in exercise directories 01-03.

**NOTE:** This hands-on session will lead into the break.

### **Example: Vector Addition**

If you have not cloned the introduction to hip repository, please see Slide 5 and clone it now.

For the <code>01\_vector\_addition</code> example, please issue the commands below to understand the steps needed to i) compile the code, ii) submit the job to the batch queue, and iii) view the results.

```
[~]$ cd ~/introduction_to_hip/examples/01_vector_addition

[01_vector_addition]$ make
hipcc --offload-arch=gfx90a -c vector_addition.cpp
hipcc --offload-arch=gfx90a vector_addition.o -o vector_addition

[01_vector_addition]$ sbatch submit.sh

[01_vector_addition]$ cat slurm-<jobid>.out
```

## 2D Grids

Concepts demonstrated by:

introduction to hip/examples/08 matrix addition



[Public]

 $A_{row,col}$ 

columns -----

### 1D Indexing of 2D Array

A is  $N \times N$  matrix (or 2D array), where N = 12

```
for (int row=0; row<N; row++) {
    for (int col=0; col<N; col++) {
        int index = N * row + col;
    }
}</pre>
```

```
row = 0, col = 0, index = 12 * 0 + 0 = 0

row = 0, col = 1, index = 12 * 0 + 1 = 1

row = 0, col = 11, index = 12 * 0 + 11 = 11

row = 1, col = 0, index = 12 * 1 + 0 = 12

row = 1, col = 11, index = 12 * 1 + 11 = 23

row = 11, col = 0, index = 12 * 11 + 0 = 132

row = 11, col = 11, index = 12 * 11 + 11 = 143
```

		nns									
A <sub>0,0</sub>	A <sub>0,1</sub>	A <sub>0,2</sub>	A <sub>0,3</sub>	A <sub>0,4</sub>	A <sub>0,5</sub>	_A <sub>0,6</sub>	A	A <sub>0,8</sub>	A <sub>0,9</sub>	A <sub>0,10</sub>	A <sub>0,11</sub>
A <sub>1,0</sub>	A <sub>1,1</sub>	A <sub>1,2</sub>	A <sub>1,3</sub>	A <sub>1,4</sub>	A <sub>1,5</sub>	A <sub>1,6</sub>	A <sub>1,7</sub>	A <sub>1,8</sub>	A <sub>1,9</sub>	A <sub>1,10</sub>	A <sub>1,11</sub>
A <sub>2,0</sub>	A <sub>2,1</sub>	A <sub>2,2</sub>	A <sub>2,3</sub>	A <sub>2,4</sub>	A <sub>2,5</sub>	A <sub>2,6</sub>	A <sub>2,7</sub>	A <sub>2,8</sub>	A <sub>2,9</sub>	A <sub>2,10</sub>	A <sub>2,11</sub>
A <sub>3,0</sub>	A <sub>3,1</sub>	A <sub>3,2</sub>	A <sub>3,3</sub>	A <sub>3,4</sub>	A <sub>3,5</sub>	A <sub>3,6</sub>	A <sub>3,7</sub>	A <sub>3,8</sub>	A <sub>3,9</sub>	A <sub>3,10</sub>	A <sub>3,11</sub>
A <sub>4,0</sub>	A <sub>4,1</sub>	A <sub>4,2</sub>	A <sub>4,3</sub>	A <sub>4,4</sub>	A <sub>4,5</sub>	A <sub>4,6</sub>	A <sub>4,7</sub>	A <sub>4,8</sub>	A <sub>4,9</sub>	A <sub>4,10</sub>	A <sub>4,11</sub>
A <sub>5,0</sub>	A <sub>5,1</sub>	A <sub>5,2</sub>	A <sub>5,3</sub>	A <sub>5,4</sub>	A <sub>5,5</sub>	A <sub>5,6</sub>	A <sub>5,7</sub>	A <sub>5,8</sub>	A <sub>5,9</sub>	A <sub>5,10</sub>	A <sub>5,11</sub>
A <sub>6,0</sub>	A <sub>6,1</sub>	A <sub>6,2</sub>	A <sub>6,3</sub>	A <sub>6,4</sub>	A <sub>6,5</sub>	A <sub>6,6</sub>	A <sub>6,7</sub>	A <sub>6,8</sub>	A <sub>6,9</sub>	A <sub>6,10</sub>	A <sub>6,11</sub>
A <sub>7,0</sub>	A <sub>7,1</sub>	A <sub>7,2</sub>	A <sub>7,3</sub>	A <sub>7,4</sub>	A <sub>7,5</sub>	A <sub>7,6</sub>	A <sub>7,7</sub>	A <sub>7,8</sub>	A <sub>7,9</sub>	A <sub>7,10</sub>	A <sub>7,11</sub>
A <sub>8,0</sub>	A <sub>8,1</sub>	A <sub>8,2</sub>	A <sub>8,3</sub>	A <sub>8,4</sub>	A <sub>8,5</sub>	A <sub>8,6</sub>	A <sub>8,7</sub>	A <sub>8,8</sub>	A <sub>8,9</sub>	A <sub>8,10</sub>	A <sub>8,11</sub>
A <sub>9,0</sub>	A <sub>9,1</sub>	A <sub>9,2</sub>	A <sub>9,3</sub>	A <sub>9,4</sub>	A <sub>9,5</sub>	A <sub>9,6</sub>	A <sub>9,7</sub>	A <sub>9,8</sub>	A <sub>9,9</sub>	A <sub>9,10</sub>	A <sub>9,11</sub>
A <sub>10,0</sub>	A <sub>10,1</sub>	A <sub>10,2</sub>	A <sub>10,3</sub>	A <sub>10,4</sub>	A <sub>10,5</sub>	A <sub>10,6</sub>	A <sub>10,7</sub>	A <sub>10,8</sub>	A <sub>10,9</sub>	A <sub>10,10</sub>	A <sub>10,11</sub>
A <sub>11,0</sub>	A <sub>11,1</sub>	A <sub>11,2</sub>	A <sub>11,3</sub>	A <sub>11,4</sub>	A <sub>11,5</sub>	A <sub>11,6</sub>	A <sub>11,7</sub>	A <sub>11,8</sub>	A <sub>11,9</sub>	A <sub>11,10</sub>	A <sub>11,11</sub>



[Public]

### **Matrix Addition**

```
n = 10
dim3 thr per blk(4, 4, 1);
dim3 blk in grid( ceil( float(N) / thr per blk.x),
                  ceil(float(N) / thr per blk.y),
                  1);
         \rightarrow blk in grid(3, 3, 1)
```

```
global void matrix addition(double *A,
                               double *B,
                               double *C,
                               int n)
   int col = blockDim.x * blockIdx.x + threadIdx.x;
   int row = blockDim.y * blockIdx.y + threadIdx.y;
   if (col < n && row < n) {
       int index = n * row + col;
       C[index] = A[index] + B[index];
```

index is the 1D index of our 2D array, where col, row < n

row,col		colu	ımns				<b>+</b>					
	A <sub>0,0</sub>	A <sub>0,1</sub>	A <sub>0,2</sub>	A <sub>0,3</sub>	A <sub>0,4</sub>	A <sub>0,5</sub>	A <sub>0,6</sub>	A <sub>0,7</sub>	A <sub>0,8</sub>	A <sub>0,9</sub>		
rows	A <sub>1,0</sub>	A <sub>1,1</sub>	A <sub>1,2</sub>	A <sub>1,3</sub>	A <sub>1,4</sub>	A <sub>1,5</sub>	A <sub>1,6</sub>	A <sub>1,7</sub>	A <sub>1,8</sub>	A <sub>1,9</sub>		
, 	A <sub>2,0</sub>	A <sub>2,1</sub>	A <sub>2,2</sub>	A <sub>2,3</sub>	A <sub>2,4</sub>	A <sub>2,5</sub>	A <sub>2,6</sub>	A <sub>2,7</sub>	A <sub>2,8</sub>	A <sub>2,9</sub>		
	A <sub>3,0</sub>	A <sub>3,1</sub>	A <sub>3,2</sub>	A <sub>3,3</sub>	A <sub>3,4</sub>	A <sub>3,5</sub>	A <sub>3,6</sub>	A <sub>3,7</sub>	A <sub>3,8</sub>	A <sub>3,9</sub>		
	A <sub>4,0</sub>	A <sub>4,1</sub>	A <sub>4,2</sub>	A <sub>4,3</sub>	A <sub>4,4</sub>	A <sub>4,5</sub>	A <sub>4,6</sub>	A <sub>4,7</sub>	A <sub>4,8</sub>	A <sub>4,9</sub>		
<b>↓</b>	A <sub>5,0</sub>	A <sub>5,1</sub>	A <sub>5,2</sub>	A <sub>5,3</sub>	A <sub>5,4</sub>	A <sub>5,5</sub>	A <sub>5,6</sub>	A <sub>5,7</sub>	A <sub>5,8</sub>	A <sub>5,9</sub>		
	A <sub>6,0</sub>	A <sub>6,1</sub>	A <sub>6,2</sub>	A <sub>6,3</sub>	A <sub>6,4</sub>	A <sub>6,5</sub>	A <sub>6,6</sub>	A <sub>6,7</sub>	A <sub>6,8</sub>	A <sub>6,9</sub>		
	A <sub>7,0</sub>	A <sub>7,1</sub>	A <sub>7,2</sub>	A <sub>7,3</sub>	A <sub>7,4</sub>	A <sub>7,5</sub>	A <sub>7,6</sub>	A <sub>7,7</sub>	A <sub>7,8</sub>	A <sub>7,9</sub>		
	A <sub>8,0</sub>	A <sub>8,1</sub>	A <sub>8,2</sub>	A <sub>8,3</sub>	A <sub>8,4</sub>	A <sub>8,5</sub>	A <sub>8,6</sub>	A <sub>8,7</sub>	A <sub>8,8</sub>	A <sub>8,9</sub>		
	A <sub>9,0</sub>	A <sub>9,1</sub>	A <sub>9,2</sub>	A <sub>9,3</sub>	A <sub>9,4</sub>	A <sub>9,5</sub>	A <sub>9,6</sub>	A <sub>9,7</sub>	A <sub>9,8</sub>	A <sub>9,9</sub>		
									Grio	d: <u>'</u>	12x1	2
									Mat		10x1	

```
blockDim.x = blockDim.y = 4
blockIdx.x = \{0-2\}, blockIdx.y = \{0-2\}
threadIdx.x = \{0-3\}, threadIdx.y = \{0-3\}
```



[Public]

 $A_{row,col}$ 

columns ----

### **Matrix Addition**

```
n = 10
/* dim3 is a c struct with member variables x, y, z */
dim3 thr_per_blk( 4, 4, 1 );
dim3 blk_in_grid( 3, 3, 1 )
```

```
blockIdx.x = 1, threadIdx.x = 2, col = 4 * 1 + 2 = 6
blockIdx.y = 2, threadIdx.y = 0, row = 4 * 2 + 0 = 8
index = 10 * 8 + 6 = 86

blockIdx.x = 2, threadIdx.x = 2, col = 4 * 2 + 2 = 10
blockIdx.y = 2, threadIdx.y = 0, row = 4 * 2 + 0 = 8
index = 10 * 8 + 10 = 90
```

A <sub>0,0</sub>	A <sub>0,1</sub>	A <sub>0,2</sub>	A <sub>0,3</sub>	A <sub>0,4</sub>	A <sub>0,5</sub>	A <sub>0,6</sub>	A <sub>0,7</sub>	A <sub>0,8</sub>	A <sub>0,9</sub>		
A <sub>1,0</sub>	A <sub>1,1</sub>	A <sub>1,2</sub>	A <sub>1,3</sub>	A <sub>1,4</sub>	A <sub>1,5</sub>	A <sub>1,6</sub>	A <sub>1,7</sub>	A <sub>1,8</sub>	A <sub>1,9</sub>		
A <sub>2,0</sub>	A <sub>2,1</sub>	A <sub>2,2</sub>	A <sub>2,3</sub>	A <sub>2,4</sub>	A <sub>2,5</sub>	A <sub>2,6</sub>	A <sub>2,7</sub>	A <sub>2,8</sub>	A <sub>2,9</sub>		
A <sub>3,0</sub>	A <sub>3,1</sub>	A <sub>3,2</sub>	A <sub>3,3</sub>	A <sub>3,4</sub>	A <sub>3,5</sub>	A <sub>3,6</sub>	A <sub>3,7</sub>	A <sub>3,8</sub>	A <sub>3,9</sub>		
A <sub>4,0</sub>	A <sub>4,1</sub>	A <sub>4,2</sub>	A <sub>4,3</sub>	A <sub>4,4</sub>	A <sub>4,5</sub>	A <sub>4,6</sub>	A <sub>4,7</sub>	A <sub>4,8</sub>	A <sub>4,9</sub>		
A <sub>5,0</sub>	A <sub>5,1</sub>	A <sub>5,2</sub>	A <sub>5,3</sub>	A <sub>5,4</sub>	A <sub>5,5</sub>	A <sub>5,6</sub>	A <sub>5,7</sub>	A <sub>5,8</sub>	A <sub>5,9</sub>		
A <sub>6,0</sub>	A <sub>6,1</sub>	A <sub>6,2</sub>	A <sub>6,3</sub>	A <sub>6,4</sub>	A <sub>6,5</sub>	A <sub>6,6</sub>	A <sub>6,7</sub>	A <sub>6,8</sub>	A <sub>6,9</sub>		
A <sub>7,0</sub>	A <sub>7,1</sub>	A <sub>7,2</sub>	A <sub>7,3</sub>	A <sub>7,4</sub>	A <sub>7,5</sub>	A <sub>7,6</sub>	A <sub>7,7</sub>	A <sub>7,8</sub>	A <sub>7,9</sub>		
A <sub>8,0</sub>	A <sub>8,1</sub>	A <sub>8,2</sub>	A <sub>8,3</sub>	A <sub>8,4</sub>	A <sub>8,5</sub>	A <sub>8,6</sub>	A <sub>8,7</sub>	A <sub>8,8</sub>	A <sub>8,9</sub>		
A <sub>9,0</sub>	A <sub>9,1</sub>	A <sub>9,2</sub>	A <sub>9,3</sub>	A <sub>9,4</sub>	A <sub>9,5</sub>	A <sub>9,6</sub>	A <sub>9,7</sub>	A <sub>9,8</sub>	A <sub>9,9</sub>		
								Grid		12x1	
								IVIA	rix: '	TUX I	

```
blockDim.x = blockDim.y = 4
blockIdx.x = {0-2}, blockIdx.y = {0-2}
threadIdx.x = {0-3}, threadIdx.y = {0-3}
```



## **Shared Memory**

Concepts demonstrated by:

introduction\_to\_hip/examples/09\_vector\_addition\_shared



```
global void vector addition(double *A, double *B, double *C)
   shared double s A[THREADS PER BLOCK];
   shared double s B[THREADS PER BLOCK];
  int id = blockDim.x * blockIdx.x + threadIdx.x;
  int lid = threadIdx.x;
  if (id < N) {
      s A[lid] = A[id];
      s B[lid] = B[id];
   syncthreads();
  if (id < N) {</pre>
      double temp = s A[lid] + s B[lid];
      C[id] = temp;
```

Shared memory is allocated to thread blocks, so all threads within a block can access the same shared memory.

Allocate two shared memory arrays, one to hold a block's worth of the A array and one to hold a block's worth of the B array.

```
global void vector addition(double *A, double *B, double *C)
   shared double s A[THREADS PER BLOCK];
   shared double s B[THREADS PER BLOCK];
 int id = blockDim.x * blockIdx.x + threadIdx.x;
 int lid = threadIdx.x;
 if (id < N) {
     s A[lid] = A[id];
     s B[lid] = B[id];
   syncthreads();
 if (id < N) {
     double temp = s A[lid] + s B[lid];
     C[id] = temp;
```

Shared memory is allocated to thread blocks, so all threads within a block can access the same shared memory.

Global thread ID

Block-local thread ID

```
global void vector addition(double *A, double *B, double *C)
   shared double s A[THREADS PER BLOCK];
   shared double s B[THREADS PER BLOCK];
 int id = blockDim.x * blockIdx.x + threadIdx.x;
 int lid = threadIdx.x;
 s A[lid] = A[id];
     s B[lid] = B[id];
   syncthreads();
 if (id < N) {</pre>
     double temp = s A[lid] + s B[lid];
     C[id] = temp;
```

Shared memory is allocated to thread blocks, so all threads within a block can access the same shared memory.

If we are in the array, copy data from global GPU memory to block-local shared memory.



```
global void vector addition(double *A, double *B, double *C)
   shared double s A[THREADS PER BLOCK];
   shared double s B[THREADS PER BLOCK];
  int id = blockDim.x * blockIdx.x + threadIdx.x;
  int lid = threadIdx.x;
  if (id < N) {
      s A[lid] = A[id];
      s B[lid] = B[id];
   syncthreads(); <--</pre>
  if (id < N) {
      double temp = s A[lid] + s B[lid];
      C[id] = temp;
```

Shared memory is allocated to thread blocks, so all threads within a block can access the same shared memory.

Sync to ensure all threads have finished copying their data.



```
global void vector addition(double *A, double *B, double *C)
   shared double s A[THREADS PER BLOCK];
   shared double s B[THREADS PER BLOCK];
  int id = blockDim.x * blockIdx.x + threadIdx.x;
  int lid = threadIdx.x;
  if (id < N) {
     s A[lid] = A[id];
     s B[lid] = B[id];
   syncthreads();
  if (id < N) {
     double temp = s A[lid] + s B[lid];
      C[id] = temp;
```

Shared memory is allocated to thread blocks, so all threads within a block can access the same shared memory.

If we are within the array, calculate the element-wise addition from shared memory.



# Concurrent Kernels & Overlapping Data Transfers with GPU Compute

Concepts demonstrated by:

introduction\_to\_hip/examples/13\_concurrent\_kernels\_async\_data



- A stream in HIP is a queue of tasks (e.g. kernels, memcpys, events).
  - Tasks enqueued in a stream complete in order on that stream.
  - Tasks being executed in different streams are allowed to overlap and share device resources.
- Streams are created via:

```
hipStream_t stream;
hipStreamCreate(&stream);
```

And destroyed via:

```
hipStreamDestroy(stream);
```

- Passing 0 or NULL as the hipStream\_t argument to a function instructs the function to execute on a stream called the 'NULL Stream':
  - No task on the NULL stream will begin until all previously enqueued tasks in all other streams have completed.
  - Blocking calls like hipMemcpy run on the NULL stream.



Suppose we have 4 small kernels to execute:

```
myKernel1<<<dim3(1), dim3(256), 0, 0>>>(256, d_a1);
myKernel2<<<dim3(1), dim3(256), 0, 0>>>(256, d_a2);
myKernel3<<<dim3(1), dim3(256), 0, 0>>>(256, d_a3);
myKernel4<<<dim3(1), dim3(256), 0, 0>>>(256, d_a4);
```

Even though these kernels use only one block each, they'll execute in serial on the NULL stream:





With streams we can effectively share the GPU's compute resources:

```
myKernel1<<<dim3(1), dim3(256), 0, stream1>>>(256, d_a1);
myKernel2<<<dim3(1), dim3(256), 0, stream2>>>(256, d_a2);
myKernel3<<<dim3(1), dim3(256), 0, stream3>>>(256, d_a3);
myKernel4<<<dim3(1), dim3(256), 0, stream4>>>(256, d_a4);
```

NULL Stream		
Stream1	myKernel1	
Stream2	myKernel2	
Stream3	myKernel3	
Stream4	myKernel4	

Note 1: Kernels must modify different parts of memory to avoid data races.

Note 2: With large kernels, overlapping computations may not help performance.



- There is another use for streams besides concurrent kernels:
  - Overlapping kernels with data movement.
- AMD GPUs have separate engines for:
  - Host->Device memcpys
  - Device->Host memcpys
  - Compute kernels.
- These three different operations can overlap without dividing the GPU's resources.
  - The overlapping operations should be in separate, non-NULL, streams.
  - The host memory should be **pinned**.

Suppose we have 3 kernels which require moving data to and from the device:

```
hipMemcpy(d_a1, h_a1, Nbytes, hipMemcpyHostToDevice));
hipMemcpy(d_a2, h_a2, Nbytes, hipMemcpyHostToDevice));
hipMemcpy(d_a3, h_a3, Nbytes, hipMemcpyHostToDevice));
myKernel1<<<br/>
<blocks, threads, 0, 0>>>(N, d_a1);
myKernel2<<<blocks, threads, 0, 0>>>(N, d_a2);
myKernel3<<<br/>
<blocks, threads, 0, 0>>>(N, d_a3);

hipMemcpy(h_a1, d_a1, Nbytes, hipMemcpyDeviceToHost);
hipMemcpy(h_a2, d_a2, Nbytes, hipMemcpyDeviceToHost);
hipMemcpy(h_a3, d_a3, Nbytes, hipMemcpyDeviceToHost);
hipMemcpy(h_a3, d_a3, Nbytes, hipMemcpyDeviceToHost);
```

NULL Stream	HToD1	myKernel 1	DToH1	HToD2	myKernel	DToH2	HToD3	myKernel	DToH3	
NOLL Oll call	111001	1 1	D 10111	111002	2	D 10112	111000	3	D 10110	



Changing to asynchronous memcpys and using streams:

```
hipMemcpyAsync(d_a1, h_a1, Nbytes, hipMemcpyHostToDevice, stream1);
hipMemcpyAsync(d_a2, h_a2, Nbytes, hipMemcpyHostToDevice, stream2);
hipMemcpyAsync(d_a3, h_a3, Nbytes, hipMemcpyHostToDevice, stream3);

myKernel1<<<br/>blocks, threads, 0, stream1>>>(N, d_a1);
myKernel2<<<br/>blocks, threads, 0, stream2>>>(N, d_a2);
myKernel3<<<br/>blocks, threads, 0, stream3>>>(N, d_a3);

hipMemcpyAsync(h_a1, d_a1, Nbytes, hipMemcpyDeviceToHost, stream1);
hipMemcpyAsync(h_a2, d_a2, Nbytes, hipMemcpyDeviceToHost, stream2);
hipMemcpyAsync(h_a3, d_a3, Nbytes, hipMemcpyDeviceToHost, stream3);
```

NULL Stream						
Stream1	HToD1	myKernel 1	DToH1			
Stream2		HToD2	myKernel 2	DToH2		
Stream3			HToD3	myKernel 3	DToH3	

### **Synchronization**

How do we coordinate execution on device streams with host execution? Need some synchronization points.

- hipDeviceSynchronize();
  - Heavy-duty sync point.
  - Blocks host until all work in all device streams has reported complete.
- hipStreamSynchronize(stream);
  - Blocks host until all work in stream has reported complete.

Can a stream synchronize with another stream? For that we need 'Events': <a href="https://rocm.docs.amd.com/projects/HIP/en/latest/.doxygen/docBin/html/group\_event.html">https://rocm.docs.amd.com/projects/HIP/en/latest/.doxygen/docBin/html/group\_event.html</a>



### Demo 2

Show asynchronous behavior using rocprof (introduced as needed).

Rocprof Command used:

rocprof --stats --hip-trace --hsa-trace --sys-trace ./matrix multiply

Trace viewer used to view results.json:

https://ui.perfetto.dev/

Code Used:

introduction to hip/examples/13 concurrent kernels async data



### **CUDA-to-HIP Translations**

### Concepts demonstrated by:

introduction\_to\_hip/examples/10\_vector\_addition\_hipify
introduction\_to\_hip/examples/11\_vector\_addition\_header\_file



### hipify-ing a CUDA Code

HIP provides a hipify tool, which can be used to convert an existing CUDA code into HIP.

Use the -examine flag to see what would happen if you ran hipify-perl on the CUDA file.

```
$ hipify-perl -examine vector addition.cu
[HIPIFY] info: file 'vector addition.cu' statistics:
 CONVERTED refs count: 23
 TOTAL lines of code: 107
 WARNINGS: 0
[HIPIFY] info: CONVERTED refs by names:
 cudaDeviceSynchronize => hipDeviceSynchronize: 1
 cudaError t => hipError t: 1
 cudaFree => hipFree: 3
 cudaGetErrorString => hipGetErrorString: 1
 cudaGetLastError => hipGetLastError: 1
 cudaMalloc => hipMalloc: 3
 cudaMemcpy => hipMemcpy: 4
 cudaMemcpyDeviceToHost => hipMemcpyDeviceToHost: 1
 cudaMemcpyHostToDevice => hipMemcpyHostToDevice: 3
 cudaSuccess => hipSuccess: 1
```

If you are satisfied, pass the results of hipify-ing the CUDA file into a .cpp file

```
$ hipify-perl vector_addition.cu > vector_addition.cpp
```

#### NOTE:

- Only recognized CUDA calls will be translated to HIP.
- Comments and user-defined variables/macros will not be translated.

### Supported CUDA APIs can be found here:

https://github.com/ROCm-Developer-Tools/HIPIFY/blob/amd-staging/docs/supported\_apis.md#supported-cuda-apis

### hipify documentation:

https://github.com/ROCm-Developer-Tools/HIPIFY



### Running CUDA Code with a HIP Header File

Some researchers do not want to translate their code into HIP because they run on multiple systems, and some don't have HIP installed.

Create a header file to translate from CUDA to HIP at runtime.

```
$ cat vector_addition.h

#include "hip/hip_runtime.h"

#define cudaMalloc hipMalloc
#define cudaMemcpy hipMemcpy
#define cudaError_t hipError_t
#define cudaGetErrorString hipGetErrorString
#define cudaSuccess hipSuccess
#define cudaMemcpyHostToDevice hipMemcpyHostToDevice
#define cudaMemcpyDeviceToHost hipMemcpyDeviceToHost
#define cudaGetLastError hipGetLastError
#define cudaDeviceSynchronize hipDeviceSynchronize
#define cudaFree hipFree
```

2

Then add an include statement for the header file in your CUDA code.

```
$ cat vector_addition.cu | head -n3
#include <stdio.h>
#include <math.h>
#include "vector_addition.h"
```


This allows you to keep your CUDA source code with only the small modification of the header include.

## Hands-On Session 2 (Exercises 04-06)

## Al on ROCm



### AMD ROCm Software & Al Ecosystem



- ROCm offers a suite of optimizations for AI workloads and supports the broader Al software ecosystem including open frameworks, models, and tools
  - Offers dedicated libraries for machine learning, including MIOpen and MIVisionX
  - Provides upstream support for leading AI frameworks including PyTorch and **TensorFlow**
  - Supports a wide range of models (62K+ models running nightly) on HuggingFace that can be leveraged to develop user-specific solutions
  - Supports leading containerization tools including Docker, Singularity, Kubernetes, and Slurm to enable deployment at scale
  - Instinct powers the 1<sup>st</sup> & 5<sup>th</sup> fastest supercomputers in the world according to the latest Top500 list: <a href="https://top500.org/lists/top500/list/2024/06/">https://top500.org/lists/top500/list/2024/06/</a>
  - El Capitan at LLNL is expected to be the world's first 2 EFLOP system

### **Al Ecosystem Partners**

















# Demo 4

Show how to use a local GPU to run an LLM locally



## Ollama Demo

```
$ wget https://ollama.com/download/ollama-linux-amd64 ./ollama
$ chmod +x ./ollama
$ python -m venv <name-of-venv>
$ source <name-of-venv>/bin/activate
$ pip install --upgrade pip
$ pip install openai
OLLAMA MODELS=<path-to-store-models> ./ollama serve 2>&1 | tee log > /dev/null &
$ python test.py
```

## **Ollama Demo**

```
import time
from openai import OpenAI
client = OpenAI(base_url="http://localhost:11434/v1", api_key="none")
start time = time.time()
response = client.chat.completions.create(
    model="llama3.1",
    messages=[{"role": "user", "content": "When was pizza invented?"}],
              = time.time()
end time
response time = end time - start time
model
                  = response.model
                  = response.choices[0].message.content
message
usage
                  = response.usage
total tokens
                  = response.usage.total tokens
tokens per second = total tokens / response time
print(f"
               sage } \n")
print(f"\n{r
print(f"
print(f"
print(f"
print(f"
print(f"
```

# **Additional Resources**

# Installing ROCm

```
sudo apt update
sudo apt install "linux-headers-$(uname -r)" "linux-modules-extra-$(uname -r)"
sudo usermod -a -G render, video $LOGNAME # Add the current user to the render and video groups
wget https://repo.radeon.com/amdgpu-install/6.2/ubuntu/noble/amdgpu-install 6.2.60200-1 all.deb
sudo apt install ./amdgpu-install 6.2.60200-1 all.deb
sudo apt update
sudo apt install amdqpu-dkms rocm hiplibsdk
```

```
# Verify GPUs are visible
```

```
$ rocm-smi
              Device Node IDs
                              Partitions
                                           SCLK
                    Temp
                         Power
                                                MCLK
                                                      Fan Perf PwrCap VRAM%
                                                                       GPU%
                    (Edge)
                         (Avg)
         (DID,
               GUID)
                              (Mem, Compute, ID)
                    52.0°C 44.0W N/A, N/A, 0
                                           800Mhz 1600Mhz
                                                         auto 300.0W
         0x740f
               36799
```

# Installing ROCm-Enabled PyTorch

Run your existing PyTorch applications on top of ROCm-enabled PyTorch.

```
# Create and activate Python environment (or however you prefer)
$ python -m venv <name-of-venv>
$ source <name-of-venv>/bin/activate

# Update pip
pip install --upgrade pip

# Intall ROCm-enabled PyTorch
pip install --pre torch torchvision torchaudio -index url https://download.pytorch.org/whl/nightly/rocm6.2

# Install other packages on top of it

# Start running!
```

https://rocm.docs.amd.com/en/latest/how-to/rocm-for-ai/install.html




# **Things We Did Not Cover**

- HIP Libraries (hipBLAS, hipSolver, etc.)
- Fortran Interfaces (hipFort)
- Profilers (rocprof, omniperf, omnitrace)
- Managed Memory
- Cooperative groups
- Writing Custom kernels for PyTorch



# **HW & SW Resources**











## **Hardware Resources:**

- CDNA3: <a href="https://www.amd.com/en/technologies/cdna.html">https://www.amd.com/en/technologies/cdna.html</a>
  - White Paper: <a href="https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/white-papers/amd-cdna-3-white-paper.pdf">https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/white-papers/amd-cdna-3-white-paper.pdf</a>
- RDNA3: <a href="https://www.amd.com/en/technologies/rdna.html">https://www.amd.com/en/technologies/rdna.html</a>
- AMD Instinct & Radeon Architecture: <a href="https://rocm.docs.amd.com/en/latest/conceptual/gpu-arch.html">https://rocm.docs.amd.com/en/latest/conceptual/gpu-arch.html</a>
- Data Type Support: <a href="https://rocm.docs.amd.com/en/latest/compatibility/precision-support.html">https://rocm.docs.amd.com/en/latest/compatibility/precision-support.html</a>

### **Software Resources:**


- HIP
  - Documentation: <a href="https://rocm.docs.amd.com/projects/HIP/en/latest/">https://rocm.docs.amd.com/projects/HIP/en/latest/</a>
  - GitHub: <a href="https://github.com/ROCm-Developer-Tools/HIP">https://github.com/ROCm-Developer-Tools/HIP</a>
  - AMD Lab Notes: <a href="https://gpuopen.com/learn/amd-lab-notes/amd-lab-notes-readme/">https://gpuopen.com/learn/amd-lab-notes/amd-lab-notes-readme/</a>
- Al
  - Webpage: <a href="https://www.amd.com/en/products/software/rocm/ai.html">https://www.amd.com/en/products/software/rocm/ai.html</a>
  - ROCm Blogs: <a href="https://rocm.blogs.amd.com/">https://rocm.blogs.amd.com/</a>
  - PyTorch: <a href="https://pytorch.org/docs/stable/notes/hip.html">https://pytorch.org/get-started/locally/</a>
  - Hugging Face: <a href="https://huggingface.co/docs/optimum/en/amd/amdgpu/overview">https://huggingface.co/docs/optimum/en/amd/amdgpu/overview</a>




# AMD Instinct™ MI300X GPU & MI300A APU



# AMD A INSTINCT





		AMD Instinct MI300X (Up to)	MI300A (Up to)
Hardware Specifications	Memory Capacity	192GB HBM3	128GB HBM3
	Memory Bandwidth (Peak Theoretical)	~5.3 TB/s	~5.3 TB/s
	Scale-Out (Back-end) Network Bandwidth	400Gb/s Ethernet/IB	400Gb/s Ethernet/IB
	Max TDP/TBP	760W	760W
HPC Performance (Peak Theoretical)	FP64 Vector (TFLOPS)	81.7	61.3
	FP32 Vector (TFLOPS)	163.4	122.6
	FP64 Matrix (TFLOPS)	163.4	122.6
	FP32 Matrix (TFLOPS)	163.4	122.6
Al Performance (Peak Theoretical)	TF32   TF32 Sparsity (Matrix)	653.7   1307.4	490.3   980.6
	FP16   FP16 Sparsity (TFLOPS)	1307.4   2614.9	980.6   1961.2
	BFLOAT16   BFLOAT16 Sparsity (TFLOPS)	1307.4   2614.9	980.6   1961.2
	FP8   FP8 Sparsity (TFLOPS)	2614.9   5229.8	1961.2   3922.3
	INT8   INT8 Sparsity (TOPS)	2614.9   5229.8	1961.2   3922.3

# AMD Radeon™ RX 7900 XTX & Pro W7900









		AMD Radeon RX 7900 XTX (Up to)	AMD Radeon Pro W7900 (Up to)
Hardware Specs	Memory Capacity	24GB GDDR6	48GB GDDR6
	Memory Bandwidth (Peak Theoretical)	960 GB/s	864 GB/s
	Max TDP/TBP	355W	295W
Performance (Peak Theoretical)	FP32 (TFLOPS)	61	61
	FP16 (TFLOPS)	123	123

# AMDZI AI & HPC Solutions

Open software approach

Proven

HPC & Al capabilities

Ready
broad support for
HPC & AI workflows

# ENCUESTA: COMPLETA Y PARTICIPA PARA GANAR UNA DE LAS 2 GIFT CARDS AMAZON USD 150



## **DISCLAIMER**

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMD, the AMD Arrow logo, Alveo, AMD CDNA, AMD EPYC, AMD Infinity Cache, AMD Infinity Fabric, AMD Instinct, AMD Radeon, ROCm, Pensando, and combinations thereof are trademarks of Advanced Micro Devices, Inc. PyTorch, the PyTorch logo and any related marks are trademarks of The Linux Foundation. TensorFlow, the TensorFlow logo and any related marks are trademarks of Google Inc. The OpenMP name and the OpenMP logo are registered trademarks of the OpenMP Architecture Review Board. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies

© 2024 Advanced Micro Devices, Inc. All rights reserved.