## Amiga 1000 Rejuvenator PALs "Best Guess"

I = Input, O = Combinatorial Output, R = Registered Output.

		U28					U29		
A23	A23 1	I +5V	20 VCC	VCC +5V	ROME?	REJ3 1	I +5V	20 VCC	VCC +5V
A22	A22 2	1 0	19 REJ3	ROME?	A18	A18 2	1 0	19 XOE	Enable Rejuve ROM (_ROMEN)
A21	A21 3	I I/O	18 BLS	Blitter Slowdown	RESET	RESET 3	I I/O	18 CDW	Chip RAM Direction Write
Address Strobe	AS 4	I R - I/O	17 DTACK	Data Transfer Ack	Processor Read/Write	RW 4	I I/O	17 CDR	Chip RAM Direction Read
?	REJ1 5	I I/O	16 RE	RAM Enable	Upper Data Strobe	UDS 5	I I/O	16 UCEN	Upper CAS Enable
Overlay ROM over RAM	OVL 6	I I/O	15 A20	A20	Lower Data Strobe	LDS 6	1/0	15 LCEN	Lower CAS Enable
Override System Decoding	OVR 7	I I/O	14 A19	A19	(from jumper)	REJ.KICK 7	I I/O	14 RRW	RAM Expansion RW
External Data Ready	XRDY 8	I R - I/O	13 MYRAME	ROME?	RAM Enable	RE 8	I I/O	13 x	n.c. (internal use equation?)
C3 Clock (3.58Mhz rising edge)	C3 9	1 0	12 VPA	Valid Peripheral Address	C1 Clock (3.58MHz falling edge)	C1 9	1 0	12 ROM01	(enable MB ROMs for disk KS)
GND	GND 10	1	11 C1	C1 Clock (3.58MHz falling edge)	GND	GND 10	1	11 AS	Address Strobe

PAL analyser shows fixed high output for 14,15,16,18 indicating those pins are inputs.

PAL analyser shows registered output for 13,17 indicating those pins are tri-state or feedback enabled.

Even though pin 13 is n.c., the PAL analyser shows an active equation, indicating it might be used internally.

		U30					U31		
Data Transfer Ack	DTACK 1	I +5V	24 VCC	VCC +5V	(memory cfg jumper)	MCFG2 1	+5V	24 VCC	VCC +5V
RAM Enable	RAMEN 2	ı	23 REGEN	Chip Register Enable	A23	A23 2 1	- 1	23 MCFG1	(memory cfg jumper)
(possibly CLKE) ?	REJ.2 3	ı c	22 RTC.WR	Realtime Clock Write	A22	A22 3 1	0	22 RAMEN	RAM Enable
(Chip RAM Enable) DAE?	REJ.CE 4	I R - I/C	21 x	n.c. (internal use equation?)	A21	A21 4 I	I/O	21 REJ.KICK	(kickstart select jumper)
Address Strobe	AS 5	I R - I/C	20 x	n.c. (internal use equation?)	Address Strobe	AS 5	R - I/O	20 REJ.CE	DAE? (Chip RAM Enable)
Upper Data Strobe	UDS 6	I R - I/C	19 REJ4	CNT?	A20	A20 6 1	I/O	19 REGEN	Chip Register Enable
Overlay ROM over RAM	OVL 7	I R - I/C	18 REJ1	?	Overlay ROM over RAM	OVL 7	I/O	18 DTACK	Data Transfer Ack
Override System Decoding	OVR 8	I R - I/C	17 REJ.OE2	(LS244 output enable)	Override System Decoding	OVR 8	I/O	17 x	n.c. (internal use equation?)
Lower Data Strobe	LDS 9	I R - I/C	16 REJ.OE1	(LS373 output enable)	A19	A19 9 1	R - I/O	16 RE	RAM Enable
C1 Clock (3.58MHz falling edge)	C1 10	ı c	15 RTC.RD	Realtime Clock Read	C1 Clock (3.58MHz falling edge)	C1 10 I	0	15 REJ.2	(possibly CLKE)?
C3 Clock (3.58Mhz rising edge)	C3 11	I I	14 PRW	Processor RW	A18	A18 11 I	1	14 C3	C3 Clock (3.58Mhz rising edge)
GND	GND 12	GND	13 BLIT	Chip Memory Enable (DBR replace?)	GND	GND 12 GN	ID I	13 A17	A17

PAL analyser shows registered output for 16,17,18,19,20,21
Even though pins 20,21 are n.c., the PAL analyser shows active equations, indicated they might be used internally.

PAL analyser shows fixed high output for 18,21 indicating those pins are inputs.

PAL analyser shows registered output for 16,20 indicating those pins are tri-state or feedback enabled.

Even though pin 17 is n.c., the PAL analyser shows an active equation, indicating it might be used internally.