## Amiga 1000 Rejuvenator PALs "Best Guess"

I = Input, O = Combinatorial Output, R = Registered Output.

		U28					U29		
A23	A23 1	I +5V	20 VCC	VCC +5V	?	REJ3 1	l +5V 20	] vcc	VCC +5V
A22	A22 2	1 0	19 REJ3	?	A18	A18 2	I 0 19	_XOE	Enable Rejuve ROM
A21	A21 3	I I/O	18 _BLS	Blitter Slowdown	RESET	_RESET 3	I I/O 18	_CDW	RAM Direction Write for Mainboard
Address Strobe	_AS4	I R - I/O	17 _DTACK	Data Transfer Ack	Processor Read/Write	_PRW 4	I I/O 17	_CDR	RAM Direction Read for Mainboard
?	REJ1 5	I I/O	16 _RE	RAM Enable for Mainboard	Upper Data Strobe	_UDS 5	I I/O 16	UCEN	Upper CAS Enable
Overlay ROM over RAM	OVL 6	I I/O	15 A20	A20	Lower Data Strobe	_LDS 6	I I/O 15	LCEN	Lower CAS Enable
Override System Decoding	_OVR 7	I I/O	14 A19	A19	(kickstart select jumper)	REJKICK 7	I I/O 14	_RRW	RAM Read/Write for Mainboard
External Data Ready	XRDY 8	I R - I/O	13 _ROME	Is unconnected, no longer used	RAM Enable for Mainboard	_RE 8	I I/O 13	] x	n.c. (internal use equation?)
C3 Clock (3.58Mhz rising edge)	_C3 9	0	12 _VPA	Valid Peripheral Address	C1 Clock (3.58MHz falling edge)	_C1 9	0 12	_ROM01	Enable MB ROMs for Disk KS
GND	GND 10	1 1	11 _C1	C1 Clock (3.58MHz falling edge)	GND	GND 10	1 11	_AS	Address Strobe

PAL analyser shows fixed high output for 14,15,16,18 indicating those pins are inputs.

PAL analyser shows registered output for 13,17 indicating those pins are tri-state or feedback enabled.

Even though pin 13 is n.c., the PAL analyser shows an active equation, indicating it might be used internally.

		U30					U31		
Data Transfer Ack	_DTACK 1	I +5V	24 VCC	VCC +5V	(memory cfg jumper)	MCFG2 1	+5V	24 VCC	VCC +5V
RAM Enable (Agnus pin25)	_RAMEN 2	1 1	23 _REGEN	Chip Register Enable	A23	A23 2	l l	23 MCFG1	(memory cfg jumper)
(most likely _CLKE)	REJ2 3	1 0	22 _CLKW	Realtime Clock Write	A22	A22 3	0	22 _RAMEN	RAM Enable (Agnus pin25)
DMA Address Enable	_DAE 4	I R - I/O	21 x	n.c. (internal use equation?)	A21	A21 4	I/O	21 REJKICK	(Kickstart select jumper)
Address Strobe	_AS 5	I R - I/O	20 x	n.c. (internal use equation?)	Address Strobe	_AS 5	R - I/O	20 _DAE	DMA Address Enable
Upper Data Strobe	_UDS 6	I R - I/O	19 _CNT	Address Counter	A20	A20 6	1/0	19 _REGEN	Chip Register Enable
Overlay ROM over RAM	OVL 7	I R - I/O	18 REJ1	?	Overlay ROM over RAM	OVL 7	I/O	18 _DTACK	Data Transfer Ack
Override System Decoding	_OVR 8	I R - I/O	17 _CDWREJ	(_CDW for Rejuve RAM)	Override System Decoding	_OVR 8	1/0	17 x	n.c. (internal use equation?)
Lower Data Strobe	_LDS 9	I R - I/O	16 _CDRREJ	(_CDR for Rejuve RAM)	A19	A19 9	R - I/O	16 _RE	RAM Enable for Mainboard
C1 Clock (3.58MHz falling edge)	_C1 10	1 0	15 _CLKR	Realtime Clock Read	C1 Clock (3.58MHz falling edge)	_C1 10	0	15 REJ2	(most likely _CLKE)
C3 Clock (3.58Mhz rising edge)	_C3 11	1 1	14 _PRW	Processor RW	A18	A18 11	ı ı	14 _C3	C3 Clock (3.58Mhz rising edge)
GND	GND 12	GND I	13 _BLIT	Chip Memory Enable (_DBR replace?)	GND	GND 12	GND I	13 A17	A17

PAL analyser shows registered output for 16,17,18,19,20,21
Even though pins 20,21 are n.c., the PAL analyser shows active equations, indicated they might be used internally.

PAL analyser shows fixed high output for 18,21 indicating those pins are inputs.

PAL analyser shows registered output for 16,20 indicating those pins are tri-state or feedback enabled.

Even though pin 17 is n.c., the PAL analyser shows an active equation, indicating it might be used internally.