Four-Quadrant Analog Multiplier based on square rooting circuit

Amit Sarkar

#Mtech 2nd year student at Maulana Abul Kalam Azad University of Technology in the Department of Microelectronics and VLSI technology

BTech in Electronics and communication engineering from Jalpaiguri Government Engineering College

sarkaramit424@gmail.com

Abstract— An analog multiplier is an important component for many signal processing algorithms, artificial neural network mapped into hardware. It has been proven that analog multipliers are used for application like neural network where we don't require a very high level of accuracy. Analog multipliers provide high synapse density and high computational speed than a digital multiplier. A CMOS four quadrant analog multiplier design is shown in this report. The designed circuit will be simulated using 28nm CMOS process. It is applicable for a wide range of applications like variablegain amplifiers, peak detectors, modulators, phase detectors, artificial neural networks etc.

Keywords—Analog multiplier, Synopsis tool

1. Reference Circuit details:




Figure 1: Square rooting circuit

Figure 1 shows a square rooting circuit, setting M3-M8 to be identical, the currents I_{C} and I_{D} are found to be

$$I_C = \beta_P (V_{34} + \sqrt{I_A/\beta_P})^2$$

$$I_D = \beta_P (V_{34} + \sqrt{I_B/\beta_P})^2$$
 Where $\beta_P = 0.5 * \mu_n CoxW/L$

It can be easily shown that

$$I_{OUT}=I_{O1}-I_{O2}=2V_{34}\sqrt{\beta_P}\left(\sqrt{I_A}-\sqrt{I_B}\right)$$
 Figure 2 shows the analog multiplier circuit and the output voltage is given by

 $Vout = V_{O1} - V_{O2} = R(I_{O1} - I_{O2})$ Substituting the values of I_{O1} and I_{O2} it can be derived that

 $Vout = 2R\sqrt{\beta_P \beta_N} V_{12} V_{34}$

Thus, the analog multiplier is designed where the gain can be changed by changing resistance values and the dimensions of MOSFET




Figure 2: Four quadrant analog multiplier circuit.

2. Circuit design




Figure 3: Four quadrant analog multiplier circuit.

3. Simulation Result




Figure 4: Simulation Result

| Sl no | Parameter | Referenced Analog Multiplier [1] | Simulated Analog Multiplier |
|----------|----------------------|----------------------------------|-----------------------------------|
| 1 | CMOS Technology | 350 nm | 28 nm |
| 2 | Bandwidth | >110 MHz | 71.6MHz |
| 3 | Power Dissipation | 165 μW | 14.0300 μW |

Remarks: Two sinusoidal waves are given at the input of the multiplier. Each input having 100 mV amplitude and the frequencies are 50 MHz and 1 MHz respectively. At the output modulated wave is generated. After simulation it is concluded that the multiplier has bandwidth and power dissipation of 71.6 MHz and 14.0300 μ W respectively.

References:

- N. Kiatwarin, W. Ngamkham and W. Kiranon, "A Compact Low Voltage CMOS Four Quadrant Analog Multiplier", ECTI International Conference, 2007
- [2] B. Gilbert, "A precision four-quadrant multiplier with nanosecond response," IEEE J. Solid-State Circuits, vol. SC-3, pp. 353-365, Dec. 1968
- [3] Alejandro Diaz-Sanchez, Juan Carlos Mateus-Ardila, Gregorio Zamora-Mejia, Alejandra Diaz-Armendariz, Jose Miguel

Rocha-Perez, Luis Armando Moreno-Coria," A four quadrant high-speed CMOS analog multiplier based on the flipped voltage follower cell" AEU - International Journal of Electronics and Communications, Volume 130, 2021. ISSN 1434-8411

[4] S. Satyanarayana, Y. Tsividis and H. P. Graf, "A reconfigurable analog VLSI neural network chip" in Advances in Neural Information Processing Systems 2, CA, San Mateo:Morgan Kaufmann, vol. 2, pp. 758-768, 1990.