
PD - 96102

IRF7105QPbF

HEXFET® Power MOSFET



- Advanced Process Technology
- Ultra Low On-Resistance
- Dual N and P Channel MOSFET
- Surface Mount
- Available in Tape & Reel
- 150°C Operating Temperature
- Automotive [Q101] Qualified
- Lead-Free




	N-Ch	P-Ch
V_{DSS}	25V	-25V
R _{DS(on)}	0.10Ω	0.25Ω
I _D	3.5A	-2.3A

Description

Specifically designed for Automotive applications, these HEXFET® Power MOSFET's in a Dual SO-8 package utilize the lastest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of these Automotive qualified HEXFET Power MOSFET's are a 150°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These benefits combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

The efficient SO-8 package provides enhanced thermal characteristics and dual MOSFET die capability making it ideal in a variety of power applications. This dual, surface mount SO-8 can dramatically reduce board space and is also available in Tape & Reel.



Absolute Maximum Ratings

	Parameter	Ma	ax.	11:4
	Parameter	N-Channel	P-Channel	Units
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	3.5	-2.3	
$I_D @ T_A = 70^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V	2.8	-1.8	Α
I _{DM}	Pulsed Drain Current ①	14	-10	
P _D @T _C = 25°C	Power Dissipation	2.	0	W
	Linear Derating Factor	0.0	16	W/°C
V_{GS}	Gate-to-Source Voltage	± 20		V
dv/dt	Peak Diode Recovery dv/dt ②	3.0	-3.0	V/nS
T _J , T _{STG}	Junction and Storage Temperature Range	-55 to + 150		°C

Thermal Resistance Ratings

	Parameter	Min.	Тур.	Max.	Units
$R_{\theta JA}$	Maximum Junction-to-Ambient ④			62.5	°C/W



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter		Min.	Тур.	Max.	Units	Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	N-Ch		_	_	V	$V_{GS} = 0V, I_D = 250 \mu A$	
* (BR)D33	Brain to Course Broakaown Voltage	P-Ch		—	_	V	$V_{GS} = 0V, I_D = -250\mu A$	
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	N-Ch		0.030		V/°C	Reference to 25°C, I _D = 1mA	
A (BK)DSS/A I J	Broakdown Vollago Tomp. Coomoloik	P-Ch		-0.015		v/ C	Reference to 25°C, I _D = -1mA	
		N-Ch	_	0.083			$V_{GS} = 10V, I_D = 1.0A$ ③	
R _{DS(ON)}	Static Drain-to-Source On-Resistance	IN-CII	_		0.16		V_{GS} = 4.5V, I_{D} = 0.50A ③	
TUS(ON)	Statio Brain to Goardo Gir recolcianos	P-Ch	_		0.25	52	$V_{GS} = -10V, I_D = -1.0A$ ③	
			_	0.30	0.40		$V_{GS} = -4.5V, I_D = -0.50A$ ③	
V _{GS(th)}	Gate Threshold Voltage	N-Ch	1.0	_	3.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	
GS(tn)	Sale Throulds Vollage	P-Ch		—	-3.0	V	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	
a.	Forward Transconductance	N-Ch	_	4.3	_	S	V _{DS} = 15V, I _D = 3.5A ③	
9 _{fs}	1 of Ward Transconductance	P-Ch	_	3.1	_	3	V _{DS} = -15V, I _D = -3.5A ③	
		N-Ch	_		2.0		$V_{DS} = 20V$, $V_{GS} = 0V$	
Inno	Drain-to-Source Leakage Current	P-Ch	_	_	-2.0		$V_{DS} = -20V, V_{GS} = 0V,$	
I _{DSS}	Diam-to-Source Leakage Ourrent	N-Ch	_	_	25	μΑ	$V_{DS} = 20V, V_{GS} = 0V, T_{J} = 55^{\circ}C$	
		P-Ch	_	_	-25	1	$V_{DS} = -20V, V_{GS} = 0V, T_{J} = 55^{\circ}C$	
I _{GSS}	Gate-to-Source Forward Leakage	N-P	_	_	±100		$V_{GS} = \pm 20V$	
Q _a	Total GateCharge	N-Ch	_	9.4	27		N-Channel	
≺ g	Total Gate Gliarge	P-Ch	_	10	25		I _D = 2.3A, V _{DS} = 12.5V, V _{GS} = 10V	
Q _{as}	Gate-to-Source Charge	N-Ch	_	1.7	_	nC		
gs	Cate-to-course charge	P-Ch	_	1.9	_		③ P-Channel	
Q _{ad}	Gate-to-Drain ("Miller") Charge	N-Ch	_	3.1	_		$I_D = -2.3A$, $V_{DS} = -12.5V$, $V_{GS} = -10V$	
≺gd	Gate-to-Brain (Willer) Charge	P-Ch	_	2.8	_			
t.v.	Turn-On Delay Time	N-Ch	_	7.0	20		N Cl	
t _{d(on)}	Tuni-On Belay Time	P-Ch	_	12	40		N-Channel	
t _r	Rise Time	N-Ch	_	9.0	20		$V_{DD} = 25V$, $I_D = 1.0A$, $R_G = 6.0\Omega$,	
·r	Nise Time	P-Ch	_	13	40		$R_D = 25\Omega$	
t.,	Turn-Off Delay Time	N-Ch	_	45	90	ns		
$t_{d(off)}$	Turn-On Belay Time	P-Ch	_	45	90		P-Channel	
t _f	Fall Time	N-Ch	_	25	50		$V_{DD} = -25V$, $I_D = -1.0A$, $R_G = 6.0\Omega$,	
1	T all Tillie	P-Ch	_	37	50		$R_D = 25\Omega$	
L _D	Internal Drain Inductace	N-P	_	4.0	_	m L I	Between lead , 6mm (0.25in.)from	
L _S	Internal Source Inductance	N-P		6.0	_	nH	package and center of die contact	
C _{iss}	Input Capacitance	N-Ch	_	330	_	pF	N-Channel	
		P-Ch	_	290	_		$V_{GS} = 0V, V_{DS} = 15V, f = 1.0MHz$	
	Output Capacitance	N-Ch	_	250	_			
Coss	Output Capacitance	P-Ch	_	210	_		P-Channel	
C _{rss} Re	Poverse Transfer Conscitance	N-Ch	_	61	_	1		
	Reverse Transfer Capacitance	P-Ch	_	67	_	1	$V_{GS} = 0V, V_{DS} = -15V, f = 1.0MHz$	

Source-Drain Ratings and Characteristics

т							
	Parameter		Min.	Тур.	Max.	Units	Conditions
	0 (0 0 (0 1 0 1)	N-Ch	_	_	2.0		
IS	Continuous Source Current (Body Diode)	P-Ch	_	_	-2.0	Α	
		N-Ch	_	_	14	_ ^	
I _{SM}	Pulsed Source Current (Body Diode) ①	P-Ch	_	_	-9.2		
	5: 1 5 11/16	N-Ch	_	_	1.2	V	$T_J = 25$ °C, $I_S = 1.3$ A, $V_{GS} = 0$ V ③
V_{SD}	Diode Forward Voltage	P-Ch	_	_	-1.2	٧	$T_J = 25$ °C, $I_S = -1.3$ A, $V_{GS} = 0$ V ③
4	D	N-Ch	_	36	54	ns	N-Channel
ι _{rr}	Reverse Recovery Time	P-Ch	_	69	100	113	$T_J = 25$ °C, $I_F = 1.3A$, $di/dt = 100A/\mu s$
		N-Ch	_	41	75	nC	P-Channel 3
Q _{rr}	Reverse Recovery Charge	P-Ch	_	90	180]	$T_J = 25$ °C, $I_F = -1.3A$, $di/dt = 100A/\mu s$
ton	Forward Turn-On Time	N-P	Intrinsic turn-on time is neglegible (turn-on is dominated by L _S +L _D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- $\begin{tabular}{ll} @ N-Channel $I_{SD} \le 3.5A$, $di/dt \le 90A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_J \le 150°C$ \\ P-Channel $I_{SD} \le -2.3A$, $di/dt \le 90A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_J \le 150°C$ \\ \end{tabular}$
- $\center{3}$ Pulse width $\leq 300 \mu s$; duty cycle $\leq 2\%$.
- 4 Surface mounted on FR-4 board, $t \leq 10 sec.$

N-Channel




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage

N-Channel

International TOR Rectifier




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current Vs.
Ambient Temperature




Fig 11a. Gate Charge Test Circuit




Fig 8. Maximum Safe Operating Area




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11b. Basic Gate Charge Waveform www.irf.com

P-Channel




Fig 12. Typical Output Characteristics




Fig 14. Typical Transfer Characteristics




Fig 16. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 13. Typical Output Characteristics




Fig 15. Normalized On-Resistance Vs. Temperature





Fig 17. Typical Gate Charge Vs. Gate-to-Source Voltage

International IOR Rectifier **P-Channel**



 V_{SD} , Source-to-Drain Voltage (V)

Fig 18. Typical Source-Drain Diode Forward Voltage




Fig 20. Maximum Drain Current Vs. **Ambient Temperature**




Fig 22a. Gate Charge Test Circuit




Fig 19. Maximum Safe Operating Area




Fig 21a. Switching Time Test Circuit




Fig 21b. Switching Time Waveforms




Fig 22b. Basic Gate Charge Waveform






Fig 23. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

Peak Diode Recovery dv/dt Test Circuit



- * Reverse Polarity for P-Channel
- ** Use P-Channel Driver for P-Channel Measurements




*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices


Fig 24. For N and P Channel HEXFETS


SO-8 Package Outline

Dimensions are shown in millimeters (inches)




DIM	INC	HES	MILLIMETERS			
DIN	MIN	MAX	MIN	MAX		
Α	.0532	.0688	1.35	1.75		
A1	.0040	.0098	0.10	0.25		
b	.013	.020	0.33	0.51		
С	.0075	.0098	0.19	0.25		
D	.189	.1968	4.80	5.00		
Е	.1497	.1574	3.80	4.00		
е	.050 B/	ASIC	1.27 BASIC			
e 1	.025 B/	ASIC	0.635 BASIC			
Н	.2284	.2440	5.80	6.20		
K	.0099	.0196	0.25	0.50		
L	.016	.050	0.40	1.27		
у	0°	8°	0°	8°		





NOTES:


- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
- (6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
- (7) DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.



SO-8 Part Marking

www.irf.com

EXAMPLE: THIS IS AN IRF7101 (MOSFET)




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

International IOR Rectifier


SO-8 Tape and Reel

Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Automotive [Q101] market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.07/2007