

September 1988 Revised March 2005

## 74AC574 • 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

The AC/ACT574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable  $(\overline{\text{OE}})$ . The information presented to the D-type inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The AC/ACT574 is functionally identical to the AC/ACT374 except for the pinouts.

#### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to AC/ACT374
- 3-STATE outputs for bus-oriented applications
- Outputs source/sink 24 mA
- ACT574 has TTL-compatible inputs

#### **Ordering Code:**


Order Number	Package Number	Package Description
		5 1
74AC574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74AC574SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT574SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

FACT™ is a trademark of Fairchild Semiconductor Corporation.


# 74AC574 • 74ACT574

#### **Logic Symbols**





#### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
СР	Clock Pulse Input
ŌĒ	3-STATE Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs

#### **Function Table**

In	Inputs		Internal Outputs		Function
OE	СР	D	Ø	O <sub>N</sub>	
Н	Н	L	NC	Z	Hold
Н	Н	Н	NC	Z	Hold
Н	~	L	L	Z	Load
Н	~	Н	Н	Z	Load
L	~	L	L	L	Data Available
L	~	Н	Н	Н	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

H = HIGH Voltage Level

- L = LOW Voltage Level


- X = Immaterial
  Z = High Impedance

  ✓ = LOW-to-HIGH Transition
- NC = No Change

#### **Functional Description**

The AC/ACT574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flipflops.

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{ccc} V_I = -0.5 V & -20 \text{ mA} \\ \\ V_I = V_{CC} + 0.5 V & +20 \text{ mA} \\ \\ DC \text{ Input Voltage (V_I)} & -0.5 V \text{ to } V_{CC} + 0.5 V \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$ 

DC Output Voltage ( $V_O$ ) -0.5V to  $V_{CC}$  +0.5V

DC Output Source

or Sink Current ( $I_O$ )  $\pm 50$  mA

DC V<sub>CC</sub> or Ground Current

Per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50$  mA

Storage Temperature ( $T_{STG}$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

### Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

Minimum Input Edge Rate (ΔV/Δt)

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$  from 30% to 70% of  $V_{\mbox{\footnotesize{CC}}}$ 

 $V_{CC} @ 3.3V, 4.5V, 5.5V$  125 mV/ns

Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

**ACT Devices** 

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTTU circuits outside databook specifications.

#### DC Electrical Characteristics for AC

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> =	25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Cymbol	i arameter	(V) Typ Guaranteed Limits		aranteed Limits	Onits	Conditions		
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> - 0.1V	
		5.5	2.75	3.85	3.85			
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V	
	Input Voltage	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> - 0.1V	
		5.5	2.75	1.65	1.65			
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA	
		5.5	5.49	5.4	5.4			
		3.0		2.56	2.46		$V_{IN} = V_{IL}$ or $V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -12 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA } I_{OH}$	
							I <sub>OH</sub> = -24 mA (Note 2)	
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL} \text{or } V_{IH}$	
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>IN</sub> (Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND	
l <sub>oz</sub>	Maximum						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$	
	3-STATE	5.5		±0.25	±2.5	μΑ	$V_I = V_{CC}, V_{GND}$	
	Leakage Current						$V_O = V_{CC}$ , GND	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V	
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V	
I <sub>CC</sub> (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}$ .

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Syllibol	Parameter	(V)	Тур	Gı	uaranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	V	or V <sub>CC</sub> – 0.1V
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
		5.5	5.49	5.4	5.4	V	10UT = -30 IIA
							$V_{IN} = V_{IL}or V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 5
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	. 50 4
	Output Voltage	5.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
							$V_{IN} = V_{IL}or V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 5)
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$ , GND
	Leakage Current	3.3		±0.1	±1.0	μΑ	VI = VCC, GIVD
l <sub>oz</sub>	Maximum 3-STATE	5.5		±0.25	±2.5	μА	$V_I = V_{IL}, V_{IH}$
	Leakage Current	3.5		±0.25	12.5	μΛ	$V_O = V_{CC}$ , GND
Ісст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
I <sub>JOLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V
I <sub>ОНD</sub>	Output Current (Note 6)	5.5			-75	mA	$V_{OHD} = 3.85V$
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	40.0	μА	V <sub>IN</sub> = V <sub>CC</sub> or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

#### **AC Electrical Characteristics for AC**

		V <sub>CC</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)		$\textbf{C}_{\textbf{L}} = \textbf{50 pF}$		$C_L = 50 pF$		Units
		(Note 7)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	3.3	75	112		60		MHz
	Frequency	5.0	95	153		85		
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	8.5	13.5	3.5	15.0	ns
	CP to O <sub>n</sub>	5.0	2.0	6.0	9.5	2.0	11.0	
t <sub>PHL</sub>	Propagation Delay	3.3	3.5	7.5	12.0	3.5	13.5	ns
	CP to O <sub>n</sub>	5.0	2.0	5.5	8.5	2.0	9.5	
t <sub>PZH</sub>	Output Enable Time	3.3	2.5	7.0	11.0	2.5	12.0	ns
		5.0	2.0	5.0	8.5	2.0	9.0	115
t <sub>PZL</sub>	Output Enable Time	3.3	3.0	6.5	10.5	3.0	11.5	ns
		5.0	2.0	5.0	8.0	1.5	9.0	113
t <sub>PHZ</sub>	Output Disable Time	3.3	3.5	7.5	12.0	2.5	13.0	ns
		5.0	2.0	6.0	9.5	1.5	10.5	
t <sub>PLZ</sub>	Output Disable Time	3.3	2.0	5.5	9.0	1.5	10.0	ns
		5.0	1.0	4.5	7.5	1.0	8.5	113

Note 7: Voltage Range 3.3 is  $3.3V \pm 0.3V$ Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

#### **AC Operating Requirements for AC**

		v <sub>cc</sub>		+25°C	T <sub>A</sub> = -40°C to +85°C		
Symbol	Parameter	(V) C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF	Units		
		(Note 8)	Тур	Guaranteed Minimum			
t <sub>S</sub>	Set-Up Time, HIGH or LOW	3.3	0.5	2.5	3.0	ne	
	D <sub>n</sub> to CP	5.0	0	1.5	2.0	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-0.5	1.5	1.5	ns	
	D <sub>n</sub> to CP	5.0	0	1.5	1.5	115	
t <sub>W</sub>	CP Pulse Width	3.3	3.5	6.0	7.0	20	
	HIGH or LOW	5.0	2.0	4.0	5.0	ns	

Note 8: Voltage Range 3.3 is  $3.3V \pm 0.3V$ Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

#### **AC Electrical Characteristics for ACT**

		V <sub>CC</sub>		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		C <sub>L</sub> =	50 pF	Units
		(Note 9)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	100	110		85		ns
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.0	11.0	2.0	12.0	ns
	CP to O <sub>n</sub>							
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	6.5	10.0	1.5	11.0	ns
	CP to O <sub>n</sub>							
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	6.4	9.5	1.5	10.0	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.0	9.0	1.5	10.0	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	2.0	7.0	10.5	1.5	11.5	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	2.0	5.5	8.5	1.5	9.0	ns

**Note 9:** Voltage Range 5.0 is 5.0V ±0.5V


#### **AC Operating Requirements for ACT**

Symbol	Parameter	V <sub>CC</sub> (V) (Note 10)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$ Typ	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units
t <sub>S</sub>	Set-Up Time, HIGH or LOW D <sub>n</sub> to CP	5.0	1.5	2.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	-0.5	1.0	ns
t <sub>W</sub>	CP Pulse Width HIGH or LOW	5.0	2.5	4.0	ns

Note 10: Voltage Range 5.0 is 5.0V ± 0.5V


#### Capacitance


Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40.0	pF	V <sub>CC</sub> = 5.0V




#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L <sub>0.15±0.05</sub> 0.15-0.25 1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





LAND PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MID-153, VARIATION AC, REF NOTE 6. DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND THE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.


# SEE DETAIL A 0.09-0.20



DETAIL A

#### MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com