



Product Specification

SPECIFICATION FOR APPROVAL

| (|) | Preliminary Specification |
|-----|---|---------------------------|
| (• |) | Final Specification |

| Litle | | 14.0" UHD TET LC | D |
|-------|--|------------------|---|
| | | | |
| | | | |

| Customer | |
|----------|--|
| MODEL | |

| SUPPLIER | LG Display Co., Ltd. |
|----------|----------------------|
| *MODEL | LP140UD1 |
| Suffix | SPD3 |

^{*}When you obtain standard approval, please use the above model name without suffix

| APPROVED BY | SIGNATURE |
|----------------------------------------------------------|-----------|
| | |
| | |
| | |
| | |
| Please return 1 copy for your your signature and comment | |

| APPROVED BY | SIGNATURE |
|----------------------------------------|-----------|
| REVIEWED BY | |
| PREPARED BY | |
| | |
| Products Engineerii LG Display Co., | |

Ver. 1.2 NOV. 8. 2017 1/45





Product Specification

Contents

| RE | CORD OF REVISIONS | 3 |
|----|--------------------------------------------------------|------|
| 1. | GENERAL DESCRIPTION | 4 |
| 2. | ABSOLUTE MAXIMUM RATINGS | 5 |
| 3. | ELECTRICAL SPECIFICATIONS | 6 |
| | 3-1. LCD ELECTRICAL CHARACTREISTICS | 6 |
| | 3-2. LED BACKLIGHT ELECTRICAL CHARACTREISTICS | 7 |
| | 3-3. INTERFACE CONNECTIONS | 8 |
| | 3-4. eDP SIGNAL TIMING SPECIFICATION | 9 |
| | 3-5. SIGNAL TIMING SPECIFICATIONS | 13 |
| | 3-6. SIGNAL TIMING WAVEFORMS | 13 |
| | 3-7. COLOR INPUT DATA REFERENCE | 14 |
| | 3-8. POWER SEQUENCE | 15 |
| 4. | OPTICAL SPECIFICATIONS | 16 |
| 5. | MECHANICAL CHARACTERISTICS | 19 |
| 6. | RELIABLITY | 22 |
| 7. | INTERNATIONAL STANDARDS | 23 |
| | 7-1. SAFETY | 23 |
| | 7-2. ENVIRONMENT | 23 |
| 8. | PACKING | 24 |
| | 8-1. DESIGNATION OF LOT MARK | 24 |
| | 8-2. PACKING FORM | 24 |
| 9. | PRECAUTIONS | 27 |
| AP | PENDIX A. LGD PROPOSAL FOR SYSTEM COVER DESIGN | 29 |
| AP | PENDIX B. LGD PROPOSAL FOR eDP INTERFACE DESIGN GUIDE | 35 |
| AP | PENDIX C. ENHANCED EXTENDED DISPLAY IDENTIFICAION DATA | 43 |
| AP | PENDIX D. LGD PROPOSAL FOR MEASUREMENT METHOD | 45 |
| V | er. 1.2 NOV. 8. 2017 | 2/45 |





Product Specification

Record of Revisions

| Revision No | Revision Date | Page | Description | EDID version |
|-------------|---------------|-------|--------------------------------------------|--------------|
| 0.0 | MAR. 15. 2017 | All | First Draft (Preliminary Specification) | 0.0 |
| 0.1 | JUL. 12. 2017 | 4 | Update General Features | 0.0 |
| | | All | Final CAS Release | |
| 1.0 | SEP. 13. 2017 | 16 | R/G/B Color Coordinates realization | 1.0 |
| | | 43-45 | EDID Update (Check sum: 04 → B1) | |
| 1.1 | SEP. 27. 2017 | 20-21 | 2D Drawing update(Label Location change) | 1.0 |
| 1.2 | NOV. 8. 2017 | 16 | Luminance Min. Spec. update (298 → 300nit) | 1.0 |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | <u> </u> | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |


Ver. 1.2 NOV. 8. 2017 3/45



Product Specification

1. General Description

The LP140UD1 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The matrix employs Oxide Thin Film Transistor as the active element. It is a transmission type display operating in the normally Black mode. This TFT-LCD has 14.0 inches diagonally measured active display area with UHD resolution (3840 horizontal by 2160 vertical pixel array). Each pixel is divided into Red, Green, Blue sub-pixel. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot, thus, presenting a palette of more than 16,777,216 colors. The LP140UD1 has been designed to apply the interface method that enables low power, high speed, low EMI. The LP140UD1 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP140UD1 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

| Active Screen S | Size | 14.0 inches diagonal | | | | | | |
|-----------------|----------|--------------------------------------------------------|--------------------|-------------------|-------------|-------------|--|--|
| Outline Dimens | sion | 322.32 (H, Typ.) × | 190.55 (V, Typ.) × | 3.0(D, Max.) [mr | n] | | | |
| Pixel Pitch | | 0.0897 mm X 0.089 | 7 mm | | | | | |
| Pixel Format | | 3840 horiz. by 2160 | vert. Pixels RGB | strip arrangement | | | | |
| Color Depth | | 8-bit,16,777,216 col | ors | | | | | |
| Luminance, Wh | nite | 350 cd/m ² (Typ.) | | | | | | |
| Power Consum | ption | Total 7.10W (Max. @ Mosaic) Logic : 1.80W, B/L : 5.30W | | | | | | |
| Weight | | 280g (Max.) | | | | | | |
| Display Operat | ing Mode | Normally Black | | | | | | |
| Surface Treatm | nent | Anti Glare treatment of the front Polarizer(3H) | | | | | | |
| RoHS Complia | nce | Yes | | | | | | |
| BFR / PVC / As | Free | Yes for all | | | | | | |
| eDP Version(T- | -con) | eDP1.3 | | | | | | |
| DPCD Version | | Ver1.2 | | | | | | |
| PSR | МВО | sDRRS | SSC | NVSR | Free Sync | G-sync | | |
| Support | Suppo | rt Support | Support | Not support | Not support | Not support | | |

Note: Based on system condition(PSR support/PSR none support), EEPROM data should be changed.

Ver. 1.2 NOV. 8. 2017 4/45





Product Specification

2. Absolute Maximum Ratings


The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Table 1. ABSOLUTE MAXIMUM RATINGS

| Parameter | Cymphal | Val | ues | Units | Notes | |
|----------------------------|---------|------|-----|-----------------|-------------|--|
| Parameter | Symbol | Min | Max | Units | | |
| Power Input Voltage | VCC | -0.3 | 4.0 | V _{DC} | at 25 ± 2°C | |
| Operating Temperature | Тор | 0 | 50 | °C | 1 | |
| Storage Temperature | Нѕт | -20 | 60 | °C | 1 | |
| Operating Ambient Humidity | Нор | 10 | 90 | %RH | 1 | |
| Storage Humidity | Нѕт | 10 | 90 | %RH | 1 | |

Note: 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.

Note: 2. Storage Condition is guaranteed under packing condition.







Product Specification

3. Electrical Specifications


3-1. LCD Electrical Characteristics

Table 2. LCD ELECTRICAL CHARACTERISTICS


| | Parameter | | | | Values | | | N. 4 |
|--------------------------------------|--------------------------|--------|-------------------|------|--------|------|-------------------|-------|
| | | | | Min | Тур | Max | Unit | Notes |
| Power Supply | Input Voltage | | Vcc | 3.0 | 3.3 | 3.6 | V | 1 |
| Permissive Power Supply Input Ripple | | | VCCrp | - | - | 100 | mV _{p-p} | |
| Power Supply Input Current Mosaic | | | Icc | - | 496 | 545 | mA | 0 |
| Power Con | Power Consumption Mosaic | | Pcc | - | 1.64 | 1.80 | W | 2 |
| Power Supply | Inrush Current | | Icc_p | - (| - | 1.5 | Α | 3 |
| Differential Im | pedance | | ZLVDS | 90 | 100 | 110 | Ω | |
| | High Level Vo | oltage | V _{EN_H} | 1.62 | 1.80 | 1.90 | V | |
| PSR_EN | Low Level Vo | ltage | V _{EN_L} | -0.1 | 0 | 0.2 | V | |
| | Current | | | 4 | - | - | mA | |

Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25 ℃, fv = 60Hz
- 2. The specified I_{CC} current and power consumption are under the V_{CC} = 3.3V , 25 °C, fv = 60Hz condition and Mosaic pattern.



3. The V_{CC} rising time is same as the minimum of T1 at Power on sequence.



Ver. 1.2 NOV. 8. 2017 6/45





Product Specification


3-2. LED Backlight Electrical Characteristics

Table 3. LED B/L ELECTRICAL CHARACTERISTICS

| Dove | meter | Symphol | | Values | | Unit | Notes |
|-------------------|--------------------------|--------------------|--------|------------|------|------|-------|
| Para | imeter | Symbol | Min | Тур | Max | | Notes |
| LED Power Input V | LED Power Input Voltage | | | 12.0 | 21.0 | V | 1 |
| LED Power Input C | urrent | ILED | - | 424 | 442 | mA | 2 |
| LED Power Consur | nption | PLED | - | 5.09 | 5.30 | W | 2 |
| LED Power Inrush | LED Power Inrush Current | | - | - | 1.5 | Α | 3 |
| PWM Duty Ratio | PWM Duty Ratio | | 5 | - | 100 | % | 4 |
| PWM Jitter | | | 0 | | 0.05 | % | 5 |
| PWM Frequency | | Fрwм | 200 | - | 1000 | Hz | 6 |
| DIA/A | High Level Voltage | V _{PWM_H} | 2.5 |) - | 3.6 | V | |
| PWM | Low Level Voltage | V _{PWM_L} | 0 | - | 0.3 | V | |
| LED EN | High Voltage | VLED_EN_H | 2.5 | - | 3.6 | V | |
| LED_EN | Low Voltage | VLED_EN_L | 0 | - | 0.3 | V | |
| Life Time | | | 15,000 | - | - | Hrs | 7 |

Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25 °C.
- 2. The current and power consumption with LED Driver are under the V_{LED} = 12.0V , 25 °C , PWM Duty 100%(Red) and White, Red pattern with the normal frame frequency operated(60Hz).
- 3. The V_{LED} rising time is same as the minimum of T13 at Power on sequence.



- 4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 5. If Jitter of PWM is bigger than maximum, it may induce flickering.
- 6. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 7. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.

Ver. 1.2 NOV. 8. 2017 7/45





Product Specification

3-3. Interface Connections

Table 4. MODULE CONNECTOR PIN CONFIGURATION (CN1)

| Pin | Symbol | Description | Notes | | | | |
|-----|---------------------|---------------------------------------|--------------------------------|--|--|--|--|
| 1 | PSR_EN | PSR Enable for 10bit/8bit Selection | | | | | |
| 2 | GND | High Speed Ground | | | | | |
| 3 | Lane3_N | Complement Signal Link Lane 3 | | | | | |
| 4 | Lane3_P | True Signal Link Lane 3 | | | | | |
| 5 | GND | High Speed Ground | | | | | |
| 6 | Lane2_N | Complement Signal Link Lane 2 | | | | | |
| 7 | Lane2_P | True Signal Link Lane 2 | | | | | |
| 8 | GND | High Speed Ground | | | | | |
| 9 | Lane1_N | Complement Signal Link Lane 1 | | | | | |
| 10 | Lane1_P | True Signal Link Lane 1 | | | | | |
| 11 | GND | High Speed Ground | | | | | |
| 12 | Lane0_N | Complement Signal Link Lane 0 | [Connector] | | | | |
| 13 | Lane0_P | True Signal Link Lane 0 | JAE, HD1S040HA2 | | | | |
| 14 | GND | High Speed Ground | or equivalent | | | | |
| 15 | AUX_CH_P | True Signal Auxiliary Channel | or equivalent | | | | |
| 16 | AUX_CH_N | Complement Signal Auxiliary Channel | | | | | |
| 17 | GND | High Speed Ground | [Connector pin arrangement] | | | | |
| 18 | VCC | LCD logic and driver power | Pin 40 Pin 1 | | | | |
| 19 | VCC | LCD logic and driver power | | | | | |
| 20 | VCC | LCD logic and driver power | | | | | |
| 21 | VCC | LCD logic and driver power | | | | | |
| 22 | LCD Self Test or NC | LCD Panel Self Test Enable (Optional) | | | | | |
| 23 | GND | LCD logic and driver ground | | | | | |
| 24 | GND | LCD logic and driver ground | | | | | |
| 25 | GND | LCD logic and driver ground | | | | | |
| 26 | GND | LCD logic and driver ground | | | | | |
| 27 | HPD | HPD signal pin | [LGD P-Vcom using information] | | | | |
| 28 | BL_GND | LED Backlight ground | 1. Pin for P-Vcom : #34, #35 | | | | |
| 29 | BL_GND | LED Backlight ground | 2. P-Vcom Address : 0101000x | | | | |
| 30 | BL_GND | LED Backlight ground | | | | | |
| 31 | BL_GND | LED Backlight ground | | | | | |
| 32 | BL ENABLE | LED Backlight control on/off control | | | | | |
| 33 | BL PWM | System PWM signal input for dimming | | | | | |
| 34 | NC Reserved | Reserved for LCD manufacture's use | | | | | |
| 35 | NC Reserved | Reserved for LCD manufacture's use | | | | | |
| 36 | VLED | LED Backlight power (12V Typical) | | | | | |
| 37 | VLED | LED Backlight power (12V Typical) | | | | | |
| 38 | VLED | LED Backlight power (12V Typical) | | | | | |
| 39 | VLED | LED Backlight power (12V Typical) | | | | | |
| 40 | NC Reserved | Reserved for LCD manufacture's use | | | | | |

Ver. 1.2 NOV. 8. 2017 8/45







Product Specification

3-4. eDP Signal Timing Specifications

3-4-1. Definition of Differential Voltage



3-4-2. Main Link EYE Diagram



[EYE Mask at Source/Sink Connector Pins]

| Daint | High Bit Rate2 | | | | | | | | |
|-------|------------------------------------------------------------------------|------------|--|--|--|--|--|--|--|
| Point | Time(UI) | Voltage(V) | | | | | | | |
| 1 | Any UI location (0mV) | 0.000 | | | | | | | |
| 2 | 0.375 <point2<0.625< td=""><td>0.045</td></point2<0.625<> | 0.045 | | | | | | | |
| 3 | Point1 + 0.38 | 0.000 | | | | | | | |
| 4 | 0.375 <point4<0.625< td=""><td colspan="3">-0.045</td></point4<0.625<> | -0.045 | | | | | | | |

[EYE Mask Vertices at Source Connector Pins]

| Point | High Bit Rate2 | | | | | | | |
|-------|------------------------------------------------------------|------------|--|--|--|--|--|--|
| Point | Time(UI) | Voltage(V) | | | | | | |
| 1 | Any UI location (0mV) | 0.000 | | | | | | |
| 2 | 0.375 <point2<0.625< td=""><td>0.035</td></point2<0.625<> | 0.035 | | | | | | |
| 3 | Point1 + 0.38 | 0.000 | | | | | | |
| 4 | 0.375 <point2<0.625< td=""><td>-0.035</td></point2<0.625<> | -0.035 | | | | | | |


[EYE Mask Vertices at Sink Connector Pins]





Product Specification

3-4-3. eDP Main Link Signal



| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|------------------------------------------------------------|--------------------------------|------|-----|-----|------|-------------------|
| Unit Interval for high bit rate2 (5.4Gbps / lane) | UI_HBR2 | - | 185 | 4 | ps | |
| Unit Interval for high bit rate (2.7Gbps / lane) | UI_HBR | - | 370 | - | ps | |
| Unit Interval for reduced bit rate (1.62Gbps / lane) | UI_RBR | - | 617 | - | ps | |
| Link Clock Down Spreading | Amplitude | 0 | | 0.5 | % | |
| Link Clock Down Spreading | Frequency | 30 | | 33 | kHz | |
| Differential peak-to-peak voltage at Source side connector | | 90 | - | - | | For HBR2(5.4Gbps) |
| | $V_{TX\text{-}DIFFp\text{-}p}$ | 350 | - | - | mV | For HBR(2.7Gbps) |
| | | 400 | - | - | | For RBR(1.62Gbps) |
| | | 0.38 | | | | For HBR(5.4Gbps) |
| EYE width at Source side connector | T _{TX-EYE-CONN} | 0.58 | - | - | UI | For HBR(2.7Gbps) |
| at course side connector | | 0.75 | - | - | | For RBR(1.62Gbps) |
| | | 70 | | | | For HBR(5.4Gbps) |
| Differential peak-to-peak voltage at Sink side connector | V _{RX-DIFFp-p} | 150 | - | - | mV | For HBR(2.7Gbps) |
| at only old others. | | 136 | - | - | | For RBR(1.62Gbps) |
| | | 0.38 | | | | For HBR(5.4Gbps) |
| EYE width at Sink side connector | T _{RX-EYE-CONN} | 0.51 | - | - | UI | For HBR(2.7Gbps) |
| at official domination | | 0.46 | - | - | 1 | For RBR(1.62Gbps) |
| Rx DC common mode voltage | V _{RX CM} | 0 | - | 1.0 | V | |
| AC Coupling Capacitor | C _{SOURCE_ML} | 75 | | 200 | nF | Source side |
| | | | | | | |

Note)

- 1. Termination resistor is typically integrated into the transmitter and receiver implementations.
- 2. AC Coupling Capacitor is not placed at the sink side.
- 3. In cabled embedded system, it is recommended the system designer ensure that EYE width and voltage are met at the sink side connector pins.


Ver. 1.2 NOV. 8. 2017 10/45





Product Specification

3-4-4. eDP AUX Channel Signal



| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|------------------------------------------------------------|--------------------------|------|-----|------|------|---------------|
| AUX Unit Interval | UI | 0.4 | - | 0.6 | us | |
| AUX Jitter at Tx IC Package Pins | T | - | - | 0.04 | UI | Equal to 24ns |
| AUX Jitter at Rx IC Package Pins | T jitter | - | - | 0.05 | UI | Equal to 30ns |
| AUX Peak-to-peak voltage at Connector Pins of Receiving | | 0.39 | - | 1.38 | V | |
| AUX Peak-to-peak voltage at Connector Pins of Transmitting | V _{AUX-DIFFp-p} | 0.36 | - | 1.36 | V | |
| AUX EYE width at Connector Pins of Tx and Rx | | 0.98 | - | - | UI | |
| AUX DC common mode voltage | V _{AUX-CM} | 0 | - | 1.0 | V | |
| AUX AC Coupling Capacitor | C _{SOURCE-AUX} | 75 | | 200 | nF | Source side |

Note)


- 1. Termination resistor is typically integrated into the transmitter and receiver implementations.
- AC Coupling Capacitor is not placed at the sink side.
 V_{AUX-DIFFP-P} = 2* | V_{AUXP}-V_{AUXN} |





Product Specification

3-4-5. eDP HPD Signal



| Parameter | Symbol | Min | Тур | Max | Unit | Notes | | |
|--------------------------------|---------|------|-----|-----|------|-----------------------|--|--|
| HPD Voltage | | 2.25 | | 3.6 | V | Sink side Driving | | |
| Hot Plug Detection Threshold | HPD | 2.0 | | - | V | Course side Detection | | |
| Hot Unplug Detection Threshold | | | - | 0.8 | V | Source side Detecting | | |
| HPD_IRQ Pulse Width | HPD_IRQ | 0.5 | - | 1.0 | ms | | | |
| HPD_TimeOut | | 2.0 | - | - | ms | HPD Unplug Event | | |

Note)

- 1. HPD IRQ : Sink device wants to notify the Source device that Sink's status has changed so it toggles HPD line, forcing the Source device to read its Link / Sink Receiver DPCD field via the AUX-CH
- 2. HPD Unplug: The Sink device is no longer attached to the Source device and the Source device may then disable its Main Link as a power saving mode
- 3. Plug / Re-plug: The Sink device is now attached to the Source device, forcing the Source device to read its Receiver capabilities and Link / Sink status Receiver DPCD fields via the AUX-CH





Product Specification

3-5. Signal Timing Specifications

This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of eDP Tx/Rx for its proper operation.

Table 4. TIMING TABLE ITEM Symbol 60Hz_Typ 40Hz_Typ Unit Note **DCLK** Frequency 533.25 355.50 MHz f_{CLK} 4000 4000 Period t_{HP} Width 32 32 Hsync t_{WH} t_{CLK} Width-Active 3840 3840 t_{WHA} Period 2222 2222 t_{VP} 5 Vsync Width 5 t_{HP} t_{WV} 2160 2160 Width-Active t_{WVA} Horizontal back porch 80 80 t_{HBP} t_{CLK} 48 48 Horizontal front porch t_{HFP} Data Enable 54 54 Vertical back porch t_{VBP} t_{HP}

Notice. all reliabilities are specified for timing specification based on refresh rate of 60Hz. However, LP140UD1 has a good actual performance even at lower refresh rate (e.g.30Hz, 40Hz or 50Hz) for power saving Mode.


 t_{VFP}

3

3



Vertical front porch







Product Specification

3-7. Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 5. COLOR DATA REFERENCE

| | | | | | | | | | | | ı | npı | ıt Co | olor | Dat | a | | | | | | | | | |
|-------|-------------|----|----|----|----|----|----|------|----|----|----|-----|-------|------|-----|----|----|----|----|----|----|----|----|----|----|
| | Color | | | | RE | ED | | | | | | | GRI | EEN | ı | | | | | | BL | UE | | | |
| | 70101 | MS | SB | | | | | LS | B | MS | SB | | | | | L | SB | MS | B | | | | | LS | SB |
| | T | R7 | R6 | R5 | R4 | R3 | R2 | R1 I | ₹0 | G7 | G6 | G5 | G4 | G3 | G2 | G1 | G0 | В7 | В6 | B5 | B4 | ВЗ | B2 | B1 | B0 |
| | Black | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Red | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Green | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic | Blue | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Color | Cyan | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Magenta | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Yellow | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | White | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | RED (0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | RED (1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RED | | | | | , | | | | | | | | | | | | | | | | | | | | |
| | RED (254) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | RED (255) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | GREEN (0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | GREEN (1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GREEN | | | | | | | | | | | | | | | | | | | | | | | | | |
| | GREEN (254) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | GREEN (255) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | BLUE (0) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | BLUE (1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| BLUE | | | | | | | | | | | | | | | | | | | | | | | | | |
| | BLUE (254) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| | BLUE (255) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Ver. 1.2 NOV. 8. 2017 14/45





Product Specification




Table 6. POWER SEQUENCE TABLE

| | | | | ı aı | JIE U. FUWLING | | |
|----------------|----------|-----|------|-------|----------------------------|--|--|
| Cymahal | Required | Lir | nits | Units | Notes | | |
| Symbol | Ву | Min | Max | Units | Notes | | |
| T ₁ | Source | 0.5 | 10 | ms | - | | |
| T_2 | Sink | 0 | 200 | ms | - | | |
| T ₃ | Sink | 0 | 200 | ms | - | | |
| T_4 | Source | - | - | ms | - | | |
| T ₅ | Source | _ | - | ms | - | | |
| T ₆ | Source | - | - | ms | - | | |
| T ₇ | Sink | 0 | 50 | ms | - | | |
| T ₈ | Source | - | - | ms | LGD recommend Min 200ms | | |
| T ₉ | Source | - | - | ms | - | | |

| Symphol | Required | Lin | nits | Units | Notes | | |
|-----------------|----------|-----|------|-------|-------|--|--|
| Symbol | Ву | Min | Max | Units | Notes | | |
| T ₁₀ | Source | 0 | 500 | ms | - | | |
| T ₁₁ | Source | - | 10 | ms | - | | |
| T ₁₂ | Source | 500 | - | ms | | | |
| T ₁₃ | Source | 0.5 | 10 | ms | - | | |
| T ₁₄ | Source | 0.5 | 10 | ms | - | | |
| T ₁₅ | Source | 10 | - | ms | - | | |
| T ₁₆ | Source | 10 | - | ms | - | | |
| T ₁₇ | Source | 0 | - | ms | - | | |
| T ₁₈ | Source | 0 | - | ms | - | | |
| T ₁₉ | Source | 0 | 5 | ms | - | | |

- Note) 1. Do not insert the mating cable when system turn on.
 - 2. Valid Data have to meet "3-3. eDP Signal Timing Specifications"
 - 3. Video Signal, LED EN and PWM need to be on pull-down condition on invalid status.
 - 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of Video Signal turn on.

15/45 Ver. 1.2 NOV. 8. 2017






Product Specification

4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 20 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0° .

FIG. 1 presents additional information concerning the measurement equipment and method.






Table 7. OPTICAL CHARACTERISTICS

Ta=25°C, VCC=3.3V, fv=60Hz

| | | | | | - 1 | a=25°C, \ | VCC=3.3V, fv=60F | |
|--------------------------|-----------------------|-------------------------|---------|--------|----------------|-------------------|------------------|--|
| | | 0 | | Values | 11 | Neter | | |
| P | arameter | Symbol | Min | Тур | Max | Units | Notes | |
| Contrast Ratio | | CR | 735 | 1050 | - | | 1 | |
| Surface Luminance, white | | L _{WH} | 300 | 350 | - | cd/m ² | 2 | |
| Luminance Variation | | δ _{WHITE (5P)} | - | 1.2 | 1.4 | | 3 | |
| | | δ _{WHITE(13P)} | - | 1.4 | 1.6 | _ | 3 | |
| Response Time | | Tr + Tf | - | 35 | - | ms | 4 | |
| | RED | Rx | | 0.655 | | | | |
| | KED | Ry | | 0.323 | Typical + 0.03 | | | |
| | GREEN | Gx | | 0.208 | | | | |
| Color | | Gy | Typical | 0.705 | | | | |
| Coordinates | BLUE | Bx | - 0.03 | 0.147 | | | | |
| | | Ву | | 0.053 | | | | |
| | WHITE | Wx | | 0.313 | | | | |
| | VVIIIE | Wy | | 0.329 | | | | |
| | x axis, right(Φ=0°) | Θr | 80 | 85 | - | | | |
| Viewing Angle | x axis, left (Φ=180°) | ΘΙ | 80 | 85 | - | Dogra | 5 | |
| 5 5 | y axis, up (Φ=90°) | Θu | 80 | 85 | - | Degree | | |
| | y axis, down (Φ=270°) | Θd | 80 | 85 | - | | | |
| Gray Scale | | | | 2.2 | 1.7 | | 6 | |
| | | | | 1 | 1 | 1 | | |

Ver. 1.2 NOV. 8. 2017 16/45





Product Specification

Note)

1. It should be measured in the center of screen(1 Point). Contrast Ratio(CR) is defined mathematically as

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 2.

$$L_{WH}$$
 = Average(1,2, ... 5 Point)

3. The variation in surface luminance , The panel total variation (δ WHITE) is determined by measuring N at each test position 1 through 13 and then defined as following numerical formula. For more information see FIG 2.

$$\delta \text{ WHITE (5P)} = \frac{\text{Maximum (1,2, ... 5 Point)}}{\text{Minimum (1,2, ... 5 Point)}} \qquad \delta \text{ WHITE (13P)} = \frac{\text{Maximum (1,2, ... 13 Point)}}{\text{Minimum (1,2, ... 13 Point)}}$$

- 4. Response time is the time required for the display to transition from black to white (rise time, Tr) and from white to black (falling time, Tf). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.
- 6. Gray scale specification

| Gray Level | Luminance [%] (Typ) |
|------------|---------------------|
| LO | 0.1 |
| L31 | 0.7 |
| L63 | 3.9 |
| L95 | 9.9 |
| L127 | 20.2 |
| L159 | 34.5 |
| L191 | 51.6 |
| L223 | 72.9 |
| L255 | 100 |







Product Specification


FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>



The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".









Product Specification

5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP140UD1. In addition the figures in the next page are detailed mechanical drawing of the LCD.

| | Horizontal | 322.32 ± 0.5 mm | | |
|---------------------|-------------------------------------|-----------------|--|--|
| Outline Dimension | Vertical | 190.55 ± 0.5 mm | | |
| | Thickness (Max.) | 3.0 mm | | |
| Bezel Area | Horizontal | 312.11 ± 0.3 mm | | |
| Dezei Alea | Vertical | 176.91 ± 0.3 mm | | |
| Active Dienley Area | Horizontal | 309.312 mm | | |
| Active Display Area | Vertical | 173.988 mm | | |
| Weight | 280g (Max.) | | | |
| Surface Treatment | Anti Glare treatment of the front p | polarizer | | |






Product Specification

<FRONT VIEW>

Notes (Measurement method refer to the Appendix D)

- 1) Unit[mm], General tolerance : $\pm \ 0.5 mm$
- 2) All components except cover shield of LCM is under upper POL.



 Ver. 1.2
 NOV. 8. 2017
 20/45






Product Specification

<REAR VIEW>

Notes

- 1) Unit[mm], General tolerance : ± 0.5mm
- 2) LCM Label Information refer to the page 24.



Ver. 1.2 NOV. 8. 2017 21/45





Product Specification

6. Reliability

Environment test condition

| No. | Test Item | Conditions |
|-----|---------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | High temperature storage test | Ta= 60°C, 240h |
| 2 | Low temperature storage test | Ta= -20°C, 240h |
| 3 | High temperature operation test | Ta= 50°C, 50%RH, 240h |
| 4 | Low temperature operation test | Ta= 0°C, 240h |
| 5 | Vibration test (non-operating) | Random, 1.0Grms, 10 ~ 300Hz(PSD 0.0035) 3 axis, 30min/axis |
| 6 | Shock test (non-operating) | No functional or cosmetic defects following a shock to all 6 sides delivering at least 180 G in a half sine pulse no longer than 2 ms to the display module No functional defects following a shock delivering at least 200 g in a half sine pulse no longer than 2 ms to each of 6 sides. Each of the 6 sides will be shock tested with one each display, for a total of 6 displays |
| 7 | Altitude operating storage / shipment | 0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr |

[Result Evaluation Criteria]

- 1. Comparing the initial functional FOS status, there should be no major change which might affect the practical display function when the display reliability test is conducted.
- 2. After conduct reliability tests, LGD guarantees only functional FOS quality.
- 3. In the Reliability Test, Confirm performance after leaving in room temp.
- 4. In the standard condition, there shall be no practical problems that may affect the display function 24 hours later after reliability test. After the reliability test, we can guarantee the product only when the corrosion is causing its malfunction. The corrosion causing no functional defect can not be guaranteed.





Product Specification

7. International Standards

7-1. Safety

- a) UL 60950-1, Underwriters Laboratories Inc.
 Information Technology Equipment Safety Part 1 : General Requirements.
- b) CAN/CSA-C22.2 No. 60950-1-07, Canadian Standards Association. Information Technology Equipment Safety Part 1 : General Requirements.
- c) EN 60950-1, European Committee for Electro technical Standardization (CENELEC).
 Information Technology Equipment Safety Part 1 : General Requirements.
- d) IEC 60950-1, The International Electro technical Commission (IEC).
 Information Technology Equipment Safety Part 1 : General Requirements

7-2. Environment

a) RoHS, Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011





Product Specification

8. Packing

8-1. Designation of Lot Mark



a) Lot Mark

| Α | В | С | D | Е | F | G | Н | 1 | J | К | L | М | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|--|
|---|---|---|---|---|---|---|---|---|---|---|---|---|--|

A,B,C: SIZE(INCH)

E: MONTH

D:YEAR

F~ M: SERIAL NO.

Note

1. YEAR

| Year | 2011 | 2012 | 2013 | 2014 | 2015 | 2016 | 2017 | 2018 | 2019 | 2020 |
|------|------|------|------|------|------|------|------|------|------|------|
| Mark | Α | В | С | D | Е | F | G | Н | J | K |

2. MONTH

| Month | Jan | Feb | Mar | Apr | May | Jun | Jul | Aug | Sep | Oct | Nov | Dec |
|-------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Mark | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | Α | В | С |

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

a) Package quantity in one box: 20 pcs

b) Box Size: 478 * 365 * 244 mm







Product Specification

APPENDIX-1


■ Packing Assembly









Tray assy put in the AL Bag







© Tray assy + AL Bag put in the Box



Taping Box








Product Specification

#APPENDIX-2



| NO. | DESCRIPTION | MATERIAL |
|-----|--------------|---------------|
| 1 | Packing AssY | |
| 2 | Pallet | Plywood |
| 3 | Angle Cover | SW |
| 4 | Label | YUPO 100X70 |
| 5 | TAPE | OPP 70MMX300M |
| 6 | Band | PP |
| 7 | CLIP | Steel |

Ver. 1.2 NOV. 8. 2017 26/45





Product Specification

9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.
 Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.
- (10) When handling the LCD module, it needs to handle with care not to give mechanical stress to the PCB and Mounting Hole area."

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm\ 200mV(Over\ and\ under\ shoot\ voltage)$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.)

 And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.





Product Specification

9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
 - Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.


9-7. THE LGD QA RESPONSIBILITY WILL BE AVOIDED IN CASE OF BELOW

- (1) When the customer attaches TSM(Touch Sensor Module) on LCM without Supplier's approval.
- (2) When the customer attaches cover glass on LCM without Supplier's approval.
- (3) When the LCMs were repaired by 3rd party without Supplier's approval.
- (4) When the LCMs were treated like Disassemble and Rework by the Customer and/or Customer's representatives without supplier's approval.





Product Specification








Product Specification

APPENDIX A. LGD Proposal for system cover design




Ver. 1.2 NOV. 8. 2017 30/45






Product Specification








Product Specification







Product Specification








Product Specification

APPENDIX A. LGD Proposal for system cover design




Ver. 1.2 NOV. 8. 2017 34/45





Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide








Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide








Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide



| Timing Parameter | Description | Required By | Min | Мах |
|---------------------|--------------------------------------------------------|-------------|-----|-------|
| T10 | Delay from end of valid video from Source to Power Off | Source | 0ms | 500ms |

* LGD recommend that Source must power off the LCDVCC if Main Link off like below.







[Case2. Close the Lid]

Define

If Main Link off signal from Source, then LCDVCC must be Power Off within T10 period at Non-PSR mode


Ver. 1.2 NOV. 8. 2017 37/45





Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide



Ver. 1.2 NOV. 8. 2017 38/45






Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide


7 **PSR Exit**

If link training is not required, the Source must begin transmitting data on the Main Link prior to the wake AUX command which occurs through writing 01h to the SET_POWER & SET_DP_PWR_VOLTAGE register (DPCD Address 00600h; see DP v1.2a), as illustrated in the upper portion of Figure 6-9. This transmitted data must be a repetition of D10.2 symbols (which is the same as Link Training Pattern 1). Note the requirement above to transmit five repeats of the Idle Pattern after receiving ACK from the Sink.

PSR Exit Link Management with No Link Training



-. The below waveform is the issued case.







Define

If link training is not required, the source must begin transmitting data on the ML prior to the wake AUX wake-up command.


39/45 Ver. 1.2 NOV. 8. 2017





Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide



Ver. 1.2 NOV. 8. 2017 40/45







Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide

9 PSR Period Issue





- 1. When issue is happened, system go to PSR mode for very short time.
- 2. If PSR active period is shorter than 1frame(16.67ms), T-Con can not go to the standby mode for PSR exit.

Define

When GPU go to the PSR mode, the source must hold the main link off over than 1frame.


Ver. 1.2 NOV. 8. 2017 41/45





Product Specification

APPENDIX B. LGD Proposal for eDP Interface Design Guide



Ver. 1.2 NOV. 8. 2017 42/45





Product Specification

APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 1/3

| | Byte | Byte | THE LOCAL CONTRACT OF | Value | Value |
|----------------------------------|-------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|-----------|
| | (Dec) | (Hex) | Field Name and Comments | (Hex) | (Bin) |
| | 0 | 00 | Header | 00 | 00000000 |
| | 1 | 01 | Header | FF | 111111111 |
| er | 3 | 02 | Header Header | FF FF | 11111111 |
| Header | 4 | 03 | Header | FF | 11111111 |
| He | 5 | 05 | Header | FF | 111111111 |
| | 6 | 06 | Header | FF | 11111111 |
| | 7 | 07 | Header | 00 | 00000000 |
| | - 8 | 08 | ID Manufacture Name LGD | 30 | 00110000 |
| | 9 | 09 | ID Manufacture Name | E4 | 11100100 |
| ıct | 10 | 0A | ID Product Code 05A4h | A4 | 10100100 |
| Vendor / Product EDID Version | 11 | 0B 0C | (Hex. LSB first) ID Serial No Optional ("00h" If not used, Number Only and LSB First) | 05 | 00000101 |
| oro ers | 13 | 0D | ID Serial No Optional ("00h" If not used, Number Only and LSB First) | 00 | 00000000 |
| 7 2 | 14 | 0E | ID Serial No Optional ("00h" If not used, Number Only and LSB First) | 00 | 00000000 |
| 10 E | 15 | 0F | ID Serial No Optional ("00h" If not used, Number Only and LSB First) | 00 | 00000000 |
| ma D | 16 | 10 | Week of Manufacture - Optinal 00 weeks | 00 | 00000000 |
| Ve H | 17 | 11 | Year of Manufacture 2017 years | 1B | 00011011 |
| | 18 | 12 | EDID structure version # = 1 | 01 | 00000001 |
| | 19 | 13 | EDID revision # = 4 | 04 | 00000100 |
| | 20 | 14 | Video input Definition = Input is a Digital Video signal Interface, Colo Bit Depth: 10 Bits per Primary Color, Digital Video Interface Standard Supported: DisplayPort is supported | B5 | 10110101 |
| S | 21 | 15 | Horizontal Screen Size (Rounded cm) = 31 cm | 1F | 00011111 |
| ay ete | 22 | 16 | Vertical Screen Size (Rounded cm) = 17 cm | 11 | 00010001 |
| Display aramete | 23 | 17 | Display Transfer Characteristic (Gamma) = (gamma*100)-100 = Example:(2.2*100)-100=120 | 78 | 01111000 |
| Display Parameters | 24 | 18 | Feature Support [Display Power Management(DPM): Standby Mode is supported, Suspend Mode is not supported, Active Off = Very Low Power is supported ,Supported Color Encoding Formats: RGB 4:4:4 & YCrCb 4:4:4 ,Other Feature Support Flags: No_sRGB, Preferred Timing Mode, No_Display is continuous frequency (Multi-mode_Base EDID and Extension Block).] | EA | 11101010 |
| | 25 | 19 | Red/Green Low Bits (RxRy/GxGy) | F6 | 11110110 |
| | 26 | 1A | Blue/White Low Bits (BxBy/WxWy) | E5 | 11100101 |
| | 27 | 1B | Red X Rx=0.655 | A7 | 10100111 |
| Panel Color Coordinates | 28 | 1C | Red Y Ry = 0.323 | 52 | 01010010 |
| ing Co | 29 | 1D | Green X Gx = 0.208 | 35 | 00110101 |
| el rd | 30 | 1E | Green Y Gy = 0.705 | B4 | 10110100 |
| an '00 | 31 | 1F | Blue X Bx=0.147 | 25 | 00100101 |
| P | 32 | 20 | Blue Y By = 0.053 | 0D | 00001101 |
| | 33 | 21 | White X $Wx = 0.313$ | 50 | 01010000 |
| | 34 | 22 | White Y Wy = 0.329 | 54 | 01010100 |
| pa s | 35 | 23 | Established timing 1 (Optional_00h if not used) | 00 | 00000000 |
| Established Timings | 36 | 24 | Established timing 2 (Optional_00h if not used) | 00 | 00000000 |
| Esta. Tin | 37 | 25 | Manufacturer's timings (Optional_00h if not used) | 00 | 00000000 |
| | 38 | 26 | Standard timing ID1 (Optional_01h if not used) | 01 | 00000001 |
| | 39 | 27 | Standard timing ID1 (Optional_01h if not used) | 01 | 00000001 |
| | 40 | 28 | Standard timing ID2 (Optional_01h if not used) | 01 | 00000001 |
| 2 | 41 | 29 | Standard timing ID2 (Optional_01h if not used) | 01 | 00000001 |
| 3 [| 42 | 2A | Standard timing ID3 (Optional_01h if not used) | 01 | 00000001 |
| ing | 43 | 2B 2C | Standard timing ID3 (Optional_01h if not used) Standard timing ID4 (Optional_01h if not used) | 01 | 00000001 |
| im | 45 | 2D | Standard timing ID4 (Optional_Oth ii not used) Standard timing ID4 (Optional_Oth ii not used) | 01 | 00000001 |
| I | 46 | 2E | Standard timing ID5 (Optional 01h if not used) | 01 | 00000001 |
| Standard Timing ID | 47 | 2F | Standard timing ID5 (Optional 01h if not used) | 01 | 00000001 |
| nda | 48 | 30 | Standard timing ID6 (Optional_01h if not used) | 01 | 00000001 |
| tar | 49 | 31 | Standard timing ID6 (Optional_01h if not used) | 01 | 00000001 |
| S | 50 | 32 | Standard timing ID7 (Optional_01h if not used) | 01 | 00000001 |
| | 51 | 33 | Standard timing ID7 (Optional_01h if not used) | 01 | 00000001 |
| | 52 | 34 | Standard timing ID8 (Optional_01h if not used) | 01 | 00000001 |
| | 53 | 35 | Standard timing ID8 (Optional 01h if not used) | 01 | 00000001 |

43/45 Ver. 1.2 NOV. 8. 2017





Product Specification

APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 2/3

| | Byte | Byte | | Value | Value |
|----------------------|-------|-------|-------------------------------------------------------------------------------------------------------------|-----------|----------|
| | (Dec) | (Hex) | Field Name and Comments | (Hex) | (Bin) |
| | 54 | 36 | Pixel Clock/10,000 (LSB) 533.3 MHz @ 60 Hz | 4D | 01001101 |
| | 55 | 37 | Pixel Clock/10,000 (MSB) | D0 | 11010000 |
| | 56 | 38 | Horizontal Active (HA) (lower 8 bits) 3840 pixels | 00 | 00000000 |
| | 57 | 39 | Horizontal Blanking (HB) (lower 8 bits) 160 pixels | A0 | 10100000 |
| | 58 | 3A | Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits) | F0 | 11110000 |
| <i>I</i> # | 59 | 3B | Vertical Avtive (VA) 2160 lines | 70 | 01110000 |
|)r i | 60 | 3C | Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 62 lines | 3E | 00111110 |
| Timing Descriptor #1 | 61 | 3D | Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits) | 80 | 10000000 |
| SCr | 62 | 3E | Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 pixels | 30 | 00110000 |
| De | 63 | 3F | Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 32 pixels | 20 | 00100000 |
| 50 | 64 | 40 | Vertical Front Porch in lines (VF): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 lines: 5 lines | 35 | 00110101 |
| nin | 65 | 41 | Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits) | 00 | 00000000 |
| Ţi. | 66 | 42 | Horizontal Vedio Image Size (mm) (lower 8 bits) 309 mm | 35 | 00110101 |
| | 67 | 43 | Vertical Vedio Image Size (mm) (lower 8 bits) 174 mm | AE | 10101110 |
| | 68 | 44 | Horizontal Image Size / Vertical Image Size (upper 4 bits) | 10 | 00010000 |
| | 69 | 45 | Horizontal Border = 0 (Zero for Notebook LCD) | 00 | 00000000 |
| | 70 | 46 | Vertical Border = 0 (Zero for Notebook LCD) | 00 | 00000000 |
| | 71 | 47 | Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_POS (outside of V-sync)] | 1B | 00011011 |
| | 72 | 48 | Pixel Clock/10,000 (LSB) 355.5 MHz @ 40 Hz | DE | 11011110 |
| | 73 | 49 | Pixel Clock/10,000 (MSB) | 8A | 10001010 |
| | 74 | 4A | Horizontal Active (HA) (lower 8 bits) 3840 pixels | 00 | 00000000 |
| | 75 | 4B | Horizontal Blanking (HB) (lower 8 bits) 160 pixels | A0 | 10100000 |
| | 76 | 4C | Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits) | F0 | 11110000 |
| #2 | 77 | 4D | Vertical Avtive (VA) 2160 lines | 70 | 01110000 |
|)r | 78 | 4E | Vertical Blanking (VB) (DE Blanking typ.for DE only panels) 62 lines | 3E | 00111110 |
| ipta | 79 | 4F | Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits) | 80 | 10000000 |
| Timing Descriptor #2 | 80 | 50 | Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 pixels | 30 | 00110000 |
| De | 81 | 51 | Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 32 pixels | 20 | 00100000 |
| 5.0 | 82 | 52 | Vertical Front Porch in lines (VF): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 lines: 5 lines | 35 | 00110101 |
| nin | 83 | 53 | Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits) | 00 | 00000000 |
| Tin | 84 | 54 | Horizontal Vedio Image Size (mm) (lower 8 bits) 309 mm | 35 | 00110101 |
| | 85 | 55 | Vertical Vedio Image Size (mm) (lower 8 bits) 174 mm | AE | 10101110 |
| | 86 | 56 | Horizontal Image Size / Vertical Image Size (upper 4 bits) | 10 | 00010000 |
| | 87 | 57 | Horizontal Border = 0 (Zero for Notebook LCD) | 00 | 00000000 |
| | 88 | 58 | Vertical Border = 0 (Zero for Notebook LCD) | 00 | 00000000 |
| | 89 | 59 | Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_POS (outside of V-sync)] | 1B | 00011011 |
| | 90 | 5A | Blank for nvDPS | 00 | 00000000 |
| | 91 | 5B | Blank for nvDPS | 00 | 00000000 |
| | 92 | 5C | Blank for nvDPS | 00 | 00000000 |
| | 93 | 5D | Blank for nvDPS | 00 | 00000000 |
| | 94 | 5E | Blank for nvDPS | 00 | 00000000 |
| #3 | 95 | 5F | Blank for nvDPS | 00 | 00000000 |
| or | 96 | 60 | Blank for nvDPS | 00 | 00000000 |
| iqi | 97 | 61 | Blank for nvDPS | 00 | 00000000 |
| SCI | 98 | 62 | Blank for nvDPS | 00 | 00000000 |
| De | 99 | 63 | Blank for nvDPS | 00 | 00000000 |
| Timing Descriptor #3 | 100 | 64 | Blank for nvDPS | 00 | 00000000 |
| mi | 101 | 65 | Blank for nvDPS | 00 | 00000000 |
| Ti | 102 | 66 | Blank for nvDPS | 00 | 00000000 |
| | 103 | 67 | Blank for nvDPS | 00 | 00000000 |
| | 104 | 68 | Blank for nvDPS | 00 | 00000000 |
| | 105 | 69 | Blank for nvDPS | 00 | 00000000 |
| | 106 | 6A | Blank for nvDPS | 00 | 00000000 |
| | 107 | 6B | Blank for nvDPS | 00 | 00000000 |

Ver. 1.2 NOV. 8. 2017 44/45






Product Specification

APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 3/3

| | Byte (Dec) | Byte (Hex) | Field Name and Comments | Value (Hex) | Value (Bin) |
|----------------------|---------------|---------------|--------------------------------------------------------------------------------|----------------|----------------|
| | 108 | 6C | Detailed Timing Descriptions #4 | 00 | 00000000 |
| | 109 | 6D | Flag | 00 | 00000000 |
| | 110 | 6E | Reserved | 00 | 00000000 |
| | 111 | 6F | For Brightness Table and Power consumption | 02 | 00000010 |
| | 112 | 70 | Flag | 00 | 00000000 |
| 4 | 113 | 71 | PWM % [7:0] @ Step 0 6 % @ 20 nit | 0F | 00001111 |
| Timing Descriptor #4 | 114 | 72 | PWM % [7:0] @ Step 5 18 % @ 60 nit | 2D | 00101101 |
| ptc | 115 | 73 | PWM % [7:0] @ Step 10 100 % @ 350 nit | FF | 11111111 |
| <u>cri</u> | 116 | 74 | Nits [7:0] @ Step 0 | 14 | 00010100 |
|)es | 117 | 75 | Nits [7:0] @ Step 5 | 3C | 00111100 |
| 20 | 118 | 76 | Nits [7:0] @ Step 10 | AF | 10101111 |
| nin' | 119 | 77 | Panel Electronicx Power @ 32 x 32 Chess Pattern = 1640 mW | 29 | 00101001 |
| | 120 | 78 | Backlight Power @ 60 nits = 770 mW | 13 | 00010011 |
| | 121 | 79 | Backlight Power @ Step 10 = 5090 mW | 40 | 01000000 |
| | 122 | 7A | Nits @ 100% PWM Duty = 350 nit | AF | 10101111 |
| | 123 | 7B | Flag | 00 | 00000000 |
| | 124 | 7C | Flag | 00 | 00000000 |
| | 125 | 7D | Flag | 00 | 00000000 |
| csum | 126 | 7E | Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0) | 00 | 00000000 |
| Checksum | 127 | 7F | Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0) | B 1 | 10110001 |

APPENDIX D. LGD Proposal for Measurement Method



Ver. 1.2 NOV. 8. 2017 45/45