

AU6350-MGL

USB2.0 Hub-Reader Controller

Technical Reference Manual



Rev. 1.06 July, 2013



AU6350-MGL

USB2.0 Hub-Reader Controller

Rev. 1.06 July, 2013



Copyright

Copyright © 1997 – 2013. Alcor Micro, Corp. All Rights Reserved. No part of this data sheet may be reproduced, transmitted, transcribed, stored in a retrieval system or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without prior written permission from Alcor Micro, Corp.

Trademark Acknowledgements

The company and product names mentioned in this document may be the trademarks or registered trademarks of their manufacturers.

Disclaimer

Alcor Micro, Corp. reserves the right to change this product without prior notice. Alcor Micro, Corp. makes no warranty for the use of its products and bears no responsibility for any errors that appear in this document. Specifications are subject to change without prior notice.

Revision History

Date	Revision	Description
Nov 2008	1.00	Official Release
Jan 2009	1.01	Remove "Table 5.6 Static characteristic: Digital pin"
Mar 2009	1.02	Modify Feature 1.2.
Mar 2009	1.03	Modify Pin Description
Apr 2009	1.04	Modify "Table 5.1 Absolute Maximum Ratings"
Jul 2011	1.05	 Change pin name of pin10 from CF_V33 to SD_V33 Add Internal PU/PD in Table 3.1 Adding the detail description of SD clock in 1.2
Jul 2013	1.06	Modify Feature 1.2.



Contact Information:

Web site: http://www.alcormicro.com/

Taiwan

Alcor Micro, Corp. 9F., No.66, Sanchong Rd., Nangang District, Taipei 115, Taiwan, R.O.C.

Phone: 886-2-2653-5000 Fax: 886-2-2786-8567

Los Angeles Office

8351 Elm Ave, Suite 103 Rancho Cucamonga, CA 91730

Phone: (909) 483-8821 Fax: (909) 944-0464

China ShenZhen Office

23F.,Desay Technology Building, 1st South Road of High-Tech, Southern District of Scientific park, Nanshan District, SZ, China. 518027

Phone: (0755) 8302-4167 Fax: (0755) 8366-9101



Table of Contents

1.	Introduction	5
	1.1 Description	.5
	1.2 Features	.5
2.	Application Block Diagram	7
3.	Pin Assignment	8
4.	System Architecture and Reference Design	11
	4.1 AU6350 Block Diagram	.11
5.	Electrical Characteristics	12
	5.1 Absolute Maximum Ratings	.12
	5.2 Recommended Operating Conditions	.12
	5.3 General DC Characteristics	.12
	5.4 DC Electrical Characteristics of 3.3V I/O Cells	.13
	5.5 USB Transceiver Characteristics	.13
	5.6 Crystal Oscillator Circuit Setup for Characterization	.16
	5.7 Bus Timing/Electrical Characteristics	16
6.	Mechanical Information	21
7.	Abbreviations	22



List of Figures

Figure 2.1 Block Diagram	7
Figure 3.1 AU6350 Pin Assignment Diagram	8
Figure 4.1 AU6350 Block Diagram	11
Figure 5.1 Crystal Oscillator Circuit Setup for Characterization	16
Figure 6.1 Mechanical Information Diagram	21
List of Tables	
Table 3.1 AU6350-MGL Pin Descriptions	9
Table 5.1 Absolute Maximum Ratings	12
Table 5.2 Recommended Operating Conditions	12
Table 5.3 General DC Characteristics	12
Table 5.4 DC Electrical Characteristics of 3.3V I/O Cells	13
Table 5.5 Electrical characteristics	13
Table 5.6 Static characteristic : Analog I/O pins (DP/DM)	14
Table 5.7 Dynamic characteristic : Analog I/O pins (DP/DM)	15
Table 5.8 DC Electrical Characteristics	16
Table 5.9 High-speed Source Electrical Characteristics	18
Table 5.10 Full-speed Source Electrical Characteristics	18
Table 5.11 Low-speed Source Electrical Characteristics	19



1. Introduction

1.1 Description

AU6350-MGL is a single chip integrated USB2.0 hub and SD/MS card reader controller.

1.2 Features

HUB

- Fully compliant with USB Hub Specification version 2.0 and is also backward compatible with USB Hub specification 1.1
- Supports three bus-powered/self-powered downstream ports.
- Supports automatic switching between bus-power and self-power modes.
- Cost effective design using one transaction translator for all downstream ports.
- Extra low power consumption.
- On chip internal pull-up and meets USB bus power regain emend pull down resistors for all data line.
- Built-in USB 2.0 transceiver.
- Supports gang modes of power management.
- Built-in power switch control for over current sensing control.
- Built-in 1.8V regulator for core logic.
- Built-in 3.3V regulator.
- Embedded in PLL circuit for 12MHz operation precision.

CardReader

- USB Device Class Definition for Mass Storage, Bulk-Transport V1.0
- Support SD spec up to ver. 2.0 (SDHC)...
 - Maximum clock to SD is up to 24MHz
 - Maximum clock to SDHC is up to 48MHz
 - Maximum clock to SDXC is up to 48MHz
- Support MMC spec up to ver. 4.2.
- Support MS spec up to ver. 1.43.
- Support MSPRO spec up to ver. 1.05.



- Compatible to MSPRO-HG spec up to ver. 1.01 with 4-bit data bus
- Hardware DMA engine integrated for performance enhancement.
- Work with default driver from Windows ME/2000/XP/Win7,8,8.1, Mac OS X and Android.

Windows 98/2000(SP1/SP2) and Mac OS , are supported by vendor driver from Alcor.

- Ping-pong FIFO implementation for concurrent bus operation
- Support multiple sectors transfer optimize performance
- Support port-to-slot and read/write operation
- Support Dynamic Icon Utility
- Power switch integrated to reduce production BOM cost



2. Application Block Diagram

AU6350 is a single chip 3-port USB Hub-Reader controller. Its upstream port is connected to a USB Host system. The downstream ports can be used for a mouse, joystick, scanner, printer or other devices.




Figure 2.1 Block Diagram



3. Pin Assignment

AU6350-MGL is available in 48-pin LQFP package. Below diagram shows signal name of each pin and table in the following page describes each pin in detail.

Figure 3.1 AU6350 Pin Assignment Diagram






Table 3.1 AU6350-MGL Pin Descriptions

Pin #	Pin Name	I/O	Description
1	XSCO		12MHz crystal output
2	XSCI		12MHz crystal input
3	PVSS	GND	Ground
4	DP2_DM		Port2 USB bus
5	DP2_DP		Port2 USB bus
6	AVDD	PWR	3.3V power input
7	DP3_DM		Port3 USB bus
8	DP3_DP		Port3 USB bus
9	AVDD	PWR	3.3V power input
10	V33	PWR	Voltage regulator output 3.3V
11	AVDD5V	PWR	5V power input
12	SD_V33	PWR	card power 3.3V output
13	V18	PWR	1.8V power output
14	PLL_VDD	PWR	1.8V power input
15	PLL_VSS	GND	Ground
16	VDDH	PWR	3.3V power input
17	BUS_PWREDN	I	'1' = Self Powered '0' = Bus Powered
18	VDD	PWR	1.8V power input
19	DP1_PWRUP	0	Port1 PowerEnable '0' = power on '1' = power off
20	DP1_OVRCUR	I	Port 1 Overcurrent '0' = overcurrent '1' = not overcurrent [default]
21	ChipResetN	I	0' = Reset '1' = Run
22	MSINS	ı	MS card detect
23	SDCDN	I	SD card detect
24	CONTROLOUT1	0	MSCLK
25	CONTROLOUT0	0	SDCLK / MSBS
26	VDD	PWR	1.8V power input
27	CARDDATA0	Ю	SDCMD / MSDAT0
28	CARDDATA1	Ю	MSDAT1
		1	I .




Pin #	Pin Name	I/O	Description
29	CARDDATA2	Ю	SDWP / MSDAT2
30	CARDDATA3	Ю	MSDAT3
31	CARDDATA4	Ю	SDDAT0 / MSDAT4
32	CARDDATA5	Ю	SDDAT1 / MSDAT5
33	CARDDATA6	Ю	SDDAT2 / MSDAT6
34	CARDDATA7	Ю	SDDAT3 / MSDAT7
35	CARDDATA8	Ю	SDDAT4
36	CARDDATA9	Ю	SDDAT5
37	CARDDATA10	Ю	SDDAT6
38	CARDDATA11	Ю	SDDAT7
39	VDDH	PWR	3.3V power input
40	VSSH	GND	Ground
41	USB_DM		Upstream port USB bus
42	USB_DP		Upstream port USB bus
43	AVDD	PWR	3.3V power input
44	USB1_DM		Port1 USB bus
45	USB1_DP		Port1 USB bus
46	AVDD	PWR	3.3V power input
47	UP_RREF		1K 1% current reference resistor
48	PVDD	PWR	3.3V power input



4. System Architecture and Reference Design

4.1 AU6350 Block Diagram

Figure 4.1 AU6350 Block Diagram





5. Electrical Characteristics

5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	RATING	UNITS
V _{5IN}	Power Supply	-1 to 6	V
V _{DDH}	Power Supply	-0.3 to V _{DDH} +0.3	V
V _{IN}	Input Signal Voltage	-0.3 to 3.6	V
V _{OUT}	Output Signal Voltage	-0.3 to V _{DDH} +0.3	V
T _{STG}	Storage Temperature	-40 to 150	°C

5.2 Recommended Operating Conditions

Table 5.2 Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNITS
V _{5IN}	5V Power Supply	4.5	5.0	5.5	V
V _{DDH}	Power Supply	3.0	3.3	3.6	V
V _{DD}	Digital Supply	1.62	1.8	1.98	V
V _{IN}	Input Signal Voltage	0	3.3	3.6	V
T _{OPR}	Operating Temperature	0		85	°C

5.3 General DC Characteristics

Table 5.3 General DC Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{IN}	Input current	No pull-up or pull-down	-10	±1	10	μΑ
l _{oz}	Tri-state leakage current		-10	±1	10	μΑ
C _{IN}	Input capacitance	Pad Limit		2.8		ρF
C _{out}	Output capacitance	Pad Limit		2.8		ρF
C _{BID}	Bi-directional buffer capacitance	Pad Limit		2.8		ρF



5.4 DC Electrical Characteristics of 3.3V I/O Cells

Table 5.4 DC Electrical Characteristics of 3.3V I/O Cells

SYMBOL	PARAMETER	CONDITIONS		Limits		UNIT
STMBOL	PARAPIETER	CONDITIONS	MIN	TYP	MAX	ONII
V _{D33P}	Power supply	3.3V I/O	3.0	3.3	3.6	V
V _{il}	Input low voltage	LVTTL			0.8	٧
V _{ih}	Input high voltage	LVIIL	2.0			V
V _{ol}	Output low voltage	I _{ol} =2~16mA			0.4	V
V _{oh}	Output high voltage	I _{oh} =2~16mA	2.4			V
R _{pu}	Input pull-up resistance	PU=high, PD=low	55	75	110	$\mathbf{K}\Omega$
R_{pd}	Input pull-down resistance	PU=low, PD=high	40	75	150	KΩ
I _{in}	Input leakage current	V _{in} = V _{D33P} or 0	-10	±1	10	μ A
l _{oz}	Tri-state output leakage current		-10	±1	10	μ A

5.5 USB Transceiver Characteristics

Table 5.5 Electrical characteristics

SYMBOL PARAMETER		CONDITIONS	Limits			UNIT
STMBUL	PARAMETER	CONDITIONS	MIN	TYP	MAX	ONII
V _{D33P}	Analog supply Voltage		3.0	3.3	3.6	V
V _{DD} V ₁₈	Digital supply Voltage		1.62	1.8	1.98	V



Table 5.6 Static characteristic : Analog I/O pins (DP/DM)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
	USB	2.0 Transceiver (HS)				
	Input Lev	els (differential receiv	ver)			
V _{HSDIFF}	High speed differential input sensitivity	V _{I (DP)} -V _{I (DM)} measured at the connection as application circuit	300			mV
V _{HSCM}	High speed data signaling common mode voltage range		-50		500	mV
V _{HSSQ}	High speed squelch	Squelch detected			100	mV
• пооч	detection threshold	No squelch detected	150			mV
V _{HSDSC}	High speed disconnection	Disconnection detected	625			mV
- HSDSC	detection threshold	Disconnection not detected			525	mV
		Output Levels				
V _{HSOI}	High speed idle level output voltage(differential)		-10		10	mV
V _{HSOL}	High speed low level output voltage(differential)		-10		10	mV
V _{HSOH}	High speed high level output voltage(differential)		360		440	mV
V _{CHIRPJ}	Chirp-J output voltage (differential)		700		1100	mV
V _{CHIRPK}	Chirp-K output voltage (differential)		-900		-500	mV
		Resistance				
R_{DRV}	Driver output impedance	internal chip only	3	6	9	Ω
	Divor output impodumos	Overall resistance including external resistor	40.5	45	49.5	
		Termination				
V _{TERM}	Termination voltage for pull-up resistor on pin RPU		3.0		3.6	V
	USB	1.1 Transceiver (FS)				
	Input Leve	els (differential receiv	ver)			
V _{DI}	Differential input sensitivity	V _{I (DP)} -V _{I (DM)}	0.2			V
V _{CM}	Differential common mode voltage		0.8		2.5	V
	Input Levels	s (single-ended recei	vers)			



V _{SE}	Single ended receiver threshold		0.8	2.0	V
		Output levels			
V _{OL}	Low-level output voltage		0	0.3	V
V _{OH}	High-level output voltage		2.8	3.6	V

Table 5.7 Dynamic characteristic : Analog I/O pins (DP/DM)


SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT	
	Driver Characteristics						
	Н	ligh-Speed Mode					
t _{HSR}	High-speed differential rise time		500			ps	
t _{HSF}	High-speed differential fall time		500			ps	
	Full-Speed Mode						
t _{FR}	Rise time	CL=50pF; 10 to 90 $\%$ of \mid V _{OH} -V _{OL} \mid ;	4		20	ns	
t _{FF}	Fall time	CL=50pF; 90 to 10 % of V _{OH} -V _{OL} ;	4		20	ns	
t _{FRMA}	Differential rise/fall time matching (t _{FR} / t _{FF})	Excluding the first transition from idle mode	90		110	%	
V _{CRS}	Output signal crossover voltage	Excluding the first transition from idle mode	1.3		2.0	V	



5.6 Crystal Oscillator Circuit Setup for Characterization

The following setup was used to measure the open loop voltage gain for crystal oscillator circuits. The feedback resistor serves to bias the circuit at its quiescent operating point and the AC coupling capacitor, Cs, is much larger than C1 and C2...

Figure 5.1 Crystal Oscillator Circuit Setup for Characterization



5.7 Bus Timing/Electrical Characteristics

Table 5.8 DC Electrical Characteristics

Input Levels for Low-/Full -speed:

SYMBOL	PARAMETER	LIM	IITS	- UNIT
STRIBUL	PARAPILIER	MIN	MAX	
V _{IH}	High (Driven)	2.0		V
V _{IHZ}	High (floating)	2.7	3.6	V
V _{IL}	Low		0.8	V
V _{DI}	Differential Input Sensitivity	0.2		٧
V _{CM}	Differential Common Mode Range	0.8	2.5	V



Input Levels for High -speed:

SYMBOL	PARAMETER	LIMITS		UNIT
SIMBUL	PARAPIETER	MIN	MAX	OINTI
	High-speed squelch detection threshold (differential signal amplitude)	100	150	mV
V _{HSDSC}	High speed disconnect detection threshold (differential signal amplitude)	525	625	mV

Output Levels for Low-/Full-speed:

SYMBOL	PARAMETER	LIM	ITS	UNIT
STMBOL	FARAPILIER	MIN	MAX	
V _{oL}	Low	0.0	0.3	V
V _{OH}	High (driven)	2.8	3.6	V
V _{OSE1}	SE1	0.8		V
V _{CRS}	Output Signal Crossover Voltage	1.3	2.0	V

Output Levels for High –speed:

SYMBOL	PARAMETER	LIM	IITS	UNIT
STRIBUL	PARAPILIER	MIN	MAX	ONII
V _{HSOI}	High-speed idle level	-10	10	mV
V _{HSOH}	High-speed data signaling high	360	440	mV
V _{HSOL}	High-speed data signaling low	-10	10	mV
V _{CHIRPJ}	Chirp J level (differential voltage)	700	1100	mV
V _{CHIRPK}	Chirp K level (differential voltage)	-900	-500	mV

Terminations:

SYMBOL	PARAMETER	LIM	ITS	UNIT
STRIBUL	FARAPILILR	MIN	MAX	ONTI
R _{PU}	Bus Pull-up Resistor on Upstream Facing Port	1.425	1.575	kΩ
R _{PD}	Bus Pull-down Resistor on Upstream Facing Port	14.25	15.75	$\mathbf{k}\Omega$
Z _{INP}	Inull-un/null-down (for low-/full-speed)	300		kΩ
V _{TERM}	Termination voltage for upstream facing port pull-up (R _{PU})	3.0	3.6	V



Terminations in High-speed:

SYMBOL	PARAMETER	LIM	ITS	UNIT
SIMBOL	FARAPILILR	MIN MAX	ONTI	
V _{HSTERM}	Termination voltage in high-speed	-10	10	mV

Table 5.9 High-speed Source Electrical Characteristics

Driver Characteristics:

SYMBOL	PARAMETER	LIM	IITS	UNIT
STMBUL	PARAMETER	MIN	MAX	
T _{HSR}	Rise Time (10%-90%)	500		ps
T _{HSF}	Fall Time (10%-90%)	500		ps
Z _{HSDRV}	Driver Output Resistance (which also serves as high-speed termination)	40.5	49.5	Ω

Clock Timings:

SYMBOL	PARAMETER	LIMITS		UNIT
SIMBUL	PARAMETER	MIN	MAX	ONTI
T _{HSDRAT}	High-speed Data Rate	479.76	480.24	Mb/s
T _{HSFRAM}	Micorframe Interval	124.9375	125.0625	μ s
T _{HSRFI}	Consecutive Microframe Interval Difference		4 high-spe ed bit times	

Table 5.10 Full-speed Source Electrical Characteristics

Driver Characteristics:

SYMBOL	PARAMETER	LIM	ITS	UNIT
STMBOL	PARAPIETER	MIN	MAX	
T _{FR}	Rise Time	4	20	ns
T _{FF}	Fall Time	4	20	ns
T _{FRFM}	Differential Rise and Fall Time Matching	90	111.11	%
Z _{ZRV}	Driver Output Resistance for driver which is not high-speed capable	28	44	Ω



Clock Timings:

SYMBOL	PARAMETER	LIM	1ITS	UNIT
STMBUL	PARAPIETER	MIN	MAX	ONII
T _{FDRATHS}	Full-speed Data Rate for hubs and devices which are high-speed capable	11.994	12.006	Mb/s
T _{FDRATE}	Full-speed Data Rate for devices which are not high-speed capable	11.970	12.030	Mb/s
T _{FRAME}	Frame interval	0.9995	1.0005	Ms
T _{FRI}	Consecutive Frame Interval Jitter		42	ns

Full-speed Data Timings:

ruii-speed Data		LTN	ITTC	
SYMBOL	PARAMETER	LIM	IITS	UNIT
	I AIVAI II I IX	MIN	MAX	
T _{DJ1} T _{DJ2}	Source Jitter Total(including frequency tolerance): To Next Transition For Paired Transitions	-3.5 -4	-3.5 -4	ns ns
T _{FDEOP}	Source Jitter for Differential Transition to SE0 Transition	-2	5	ns
T _{JR1} T _{JR2}	Receiver Jitter: To Next Transition For Paired Transitions	-18.5 -9	-18.5 -9	ns ns
T _{FEPPT}	Source SE0 interval of EOP	160	175	ns
T _{FEOPR}	Receiver SE0 interval of EOP	82		ns
T _{FST}	Width of SE0 interval during differential transition		14	ns

Table 5.11 Low-speed Source Electrical Characteristics

Driver Characteristics:

SYMBOL	PARAMETER	LIMITS		HAITT
		MIN	MAX	UNIT
T LR	Rise Time	75	300	ns
T _{LF}	Fall Time	75	300	ns
T _{LRFM}	Differential Rise and Fall Time Matching	80	125	%
C _{LINUA}	Upstream Facing Port (w/cable, low-speed only)	200	450	pF



Clock Timings:

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	ONII
	Low-speed Data Rate for hubs and devices which are high-speed capable		1.50075	Mb/s
T _{LDRATE}	Low-speed Data Rate for devices which are not high-speed capable	1.4775	1.5225	Mb/s


Low-speed Data Timings:

Low-speed Data Timings:				
SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	OINTI
T _{UDJ1} T _{UDJ2}	Upstream facing port source Jitter Total(including frequency tolerance): To Next Transition For Paired Transitions	-95 -150	95 150	ns ns
T _{LDEOP}	Upstream facing port source Jitter for Differential Transition to SE0 Transition	-40	100	ns
T _{DJR1} T _{DJR2}	Upstream facing port differential Receiver Jitter: To Next Transition For Paired Transitions	-75 -45	75 45	ns ns
T _{DDJ1} T _{DDJ2}	Upstream facing port differential Receiver Jitter: To Next Transition For Paired Transitions	-25 -14	25 14	ns ns
T _{UJR1} T _{UJR2}	Downstream facing port Differential Receiver Jitter: To Next Transition For Paired Transitions	-152 -200	152 200	ns ns
T _{LEOPT}	Source SE0 interval of EOP	1.25	1.50	μ s
T _{LEOPR}	Receiver SE0 interval of EOP	670		ns
T _{LST}	Width of SE0 interval during differential transition		210	ns



6. Mechanical Information

Figure 6.1 Mechanical Information Diagram





7. Abbreviations

In this chapter some of the terms and abbreviations used throughout the technical reference manual are listed as follows.

SIE	Serial Interface Engine
SD	Secure Digital
MMC	Multimedia Card
UTMI	USB Transceiver Macrocell Interface

About Alcor Micro, Corp.

Alcor Micro, Corp. designs, develops and markets highly integrated and advanced peripheral semiconductor, and software driver solutions for the personal computer and consumer electronics markets worldwide. We specialize in USB solutions and focus on emerging technology such as USB and IEEE 1394. The company offers a range of semiconductors including controllers for USB hub, integrated keyboard/USB hub and USB Flash memory card reader...etc. Alcor Micro, Corp. is based in Taipei, Taiwan, with sales offices in Taipei, Japan, Korea and California. Alcor Micro is distinguished by its ability to provide innovative solutions for spec-driven products. Innovations like single chip solutions for traditional multiple chip products and on-board voltage regulators enable the company to provide cost-efficiency solutions for the computer peripheral device OEM customers worldwide.