


# N-CHANNEL ENHANCEMENT MODE POWER MOSFET


Capable of 2.5V gate drive Small package outline Surface mount package



BV <sub>DSS</sub>	20V
$R_{DS(ON)}$	85m
$I_D$	2.8A

### **Description**

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, low on-resistance and cost-effectiveness.



#### **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	20	V
$V_{GS}$	Gate-Source Voltage	± 12	V
I <sub>D</sub> @T <sub>A</sub> =25	Continuous Drain Current <sup>3</sup> , V <sub>GS</sub> @ 4.5V	ous Drain Current <sup>3</sup> , V <sub>GS</sub> @ 4.5V 2.8	
I <sub>D</sub> @T <sub>A</sub> =70	Continuous Drain Current <sup>3</sup> , V <sub>GS</sub> @ 4.5V	2.2	А
I <sub>DM</sub>	Pulsed Drain Current <sup>1,2</sup>	10	Α
P <sub>D</sub> @T <sub>A</sub> =25	Total Power Dissipation	1.25	W
	Linear Derating Factor	0.01	W/
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	
$T_J$	Operating Junction Temperature Range	-55 to 150	

#### **Thermal Data**

Symbol	Parameter		Value	Unit	
Rthj-a	Thermal Resistance Junction-ambient <sup>3</sup>	Max.	100	/W	



Electrical Characteristics@T<sub>j</sub>=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	20	-	-	V
BV <sub>DSS</sub> / T <sub>j</sub>	Breakdown Voltage Temperature Coefficient	Reference to 25 , I <sub>D</sub> =1mA	-	0.1	-	V/
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =3.6A	-	-	85	m
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =3.1A	-	-	115	m
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250uA$	0.5	-	-	V
g <sub>fs</sub>	Forward Transconductance	$V_{DS}=5V, I_{D}=3.6A$	-	6	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current (T <sub>j</sub> =25°C)	$V_{DS}=20V, V_{GS}=0V$	-	-	1	uA
	Drain-Source Leakage Current (T <sub>j</sub> =55°C)	$V_{DS}=20V$ , $V_{GS}=0V$	-	-	10	uA
$I_{GSS}$	Gate-Source Leakage	$V_{GS} = \pm 8V$	-	-	±100	nA
$Q_g$	Total Gate Charge <sup>2</sup>	I <sub>D</sub> =3.6A	-	4.4	-	nC
$Q_{gs}$	Gate-Source Charge	V <sub>DS</sub> =10V	-	0.6	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =4.5V	-	1.9	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time <sup>2</sup>	V <sub>DS</sub> =10V	-	5.2	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =3.6A	-	37	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=6$ , $V_{GS}=5V$	-	15	-	ns
t <sub>f</sub>	Fall Time	R <sub>D</sub> =2.8	-	5.7	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	145	-	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =10V	-	100	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	50	-	pF


## **Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Is	Continuous Source Current ( Body Diode )	$V_D = V_G = 0V$ , $V_S = 1.2V$	ı	-	1.6	Α
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>1</sup>		ı	-	10	Α
$V_{SD}$	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =1.6A, V <sub>GS</sub> =0V	-	-	1.2	V

#### Notes:

- 1. Pulse width limited by Max. junction temperature.
- 2.Pulse width ≤300us , duty cycle ≤2%.
- 3.Surface mounted on FR4 board, t  $\leq$  5 sec.










Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics









Fig 4. Normalized On-Resistance v.s. Junction Temperature





1.5


0.5

0.5

T<sub>c</sub>, Case Temperature ( <sup>o</sup>C)

Fig 5. Maximum Drain Current v.s. Case Temperature

Fig 6. Typical Power Dissipation







Fig 7. Maximum Safe Operating Area

Fig 8. Effective Transient Thermal Impedance










Fig 9. Gate Charge Characteristics

Fig 10. Typical Capacitance Characteristics









Fig 12. Gate Threshold Voltage v.s. Junction Temperature









Fig 13. Switching Time Circuit

Fig 14. Switching Time Waveform






Fig 15. Gate Charge Circuit

Fig 16. Gate Charge Waveform