

## INTERRUPTS AND EXCEPTIONS

Page No.	
Date	

Q) Explain the process of Enabling and Disabling Interrupts in 80386.



Certain conditions and flag settings cause the processor to inhibit certain interrupts and exceptions at instruction boundaries. These conditions and settings are :

### NMI masks further NMIs :

- While an NMI handler is executing, the processor ignores further interrupt signals at the NMI pin until the next IRET instruction is executed.

### IE mask INTR :

- The external interrupts that are controlled through the INTR pin are controlled by the IE (Interrupt-Enable) flag.
- If IE = 1, the INTR pin is enabled and if IE = 0, the INTR pin is disabled.

### RF masks debug faults :

The RF bit in EFLAGS controls the recognition of debug faults. This permits debug faults to be raised for a given instruction at most once, no matter how many times the instruction started.

Mov or Pop to SS masks some Interrupts & Exception.

- software that needs to change stack segments often uses a pair of instructions; for eg.

Mov SS, AX

Mov ESP, stacktop.

- If an interrupt or exception is processed after SS has been changed but before ESP has received the corresponding change, the two parts of the stack pointer ~~ES~~ SS:ESP are inconsistent for the duration of the interrupt handler or exception handler.

- To prevent this situation, the 80386 after both a Mov to SS and Pop to SS instruction inhibits NMI, INTR, debug exceptions, and single-step traps at the instruction boundary following the instruction that changes SS. Some exception may still occur, namely page fault and general protection fault. Always use the 80386 LSS instruction and the problem will not occur.

2) With the help of necessary diagram, explain structure of IDT in 80386.

- In protection mode, each interrupt or exception is associated with a descriptor which gives the information about interrupt service routine. These descriptors are stored in special descriptor table called Interrupt Descriptor Table or IDT.
- This table can be located anywhere in memory like the GDT and LDTs, the IDT is an array of 8 byte descriptors. The base address and limit for the interrupt descriptors tables are loaded into the interrupt Descriptor Table Register (IDTR).




Fig. Interrupt descriptor table & IDTR

- `LDT`(load IDT register) / `STDT`(store IDT register) instructions are used to load / store the IDT register with linear base address and limit values, respectively.
- Because there are only 256 identifiers, the IDT need not contain more than 256 descriptors. There are three types of descriptors can be used in the IDT
  - Trap gate descriptor
  - Interrupt gate descriptor
  - Task gate descriptor.

3) Explain different types of exception in 80386 with suitable examples.

- - Exceptions are generated by internal events while interrupts are generated by external events.
- - In protected mode of the 80386 processor, more internal conditions can initiate an internal interrupt or exception.
  - Exceptions are divided into 3 groups depending on way they are reported and whether or not restart of the instruction causing an exception is supported.
  - These groups are as follows :

### (i) Fault:

- fault are exceptions that are reported "before" the instruction causing the exception.
- faults are either detected before the instruction begins to execute, or during execution of the instruction. If detected during the instruction, the fault is reported with the machine restored to a state that permits the instruction to be restarted.
- Eg. INTO, INT5, INT6

### (ii) Traps:

- A trap is an exception that is reported at the instruction boundary immediately after the instruction in which the exception was detected.
- eg. INT2, INT3, INT4

### (iii) Aborts:

- An abort is an exception that permits neither precise location of the instruction causing the exception nor restart of the program that caused the exception.
- Aborts are used to report severe errors, such as hardware errors and inconsistent or illegal values in system tables.
- Eg. INT8, INT9

**MICROPROCESSOR****MICROCONTROLLER**

(i) microprocessor is heart of computer system

(ii) it is a processor in which memory and I/O output component is connected externally

(iii) The circuit is more complex

(iv) microprocessors are expensive

(V) It cannot be used in compact system. Therefore microprocessor is ~~inefficient~~ inefficient.

(vi) speed is ~~fast~~

(vii) Easy to replace

(viii) Do not have power saving mode

(ix) Based on Von-Neuman Model

(x) Used in personal computers

(i) microcontroller is a heart of embedded system.

(ii) It is a controlling device in which memory and I/O output component are present internally

(iii) The circuit is less complex

(iv) microprocessors are cheap

(V) It can be used in a compact system. Therefore microcontroller is more efficient.

(vi) speed is ~~slow~~ slower

(vii) Not easy to replace

(viii) Have power saving mode

(ix) Based on the Harvard architecture

(x) used in embedded system.

- \* How are interrupts handled in protected mode?  
 Explain with help of neat diagram?




fig. Protected mode Interrupt descriptor table

- An external device or an internal event triggers an interrupt. The processor saves the current execution state onto the stack. This include the contents of the flags register and instruction pointer (IP).
- The processor sends an interrupt request (IRQ) signal to interrupt controller to handle the interrupt. Then the controller prioritizes and forwards the interrupt to the processor.


Sequence

- The processor looks up the corresponding entry in the interrupt descriptor table (IDT) based on the interrupt number. The processor also performs privilege level checks to ensure that the interrupt handler has sufficient privileges to execute.
- The IDT entry contains a gate descriptor, specifying the segment selector and offset of interrupt handler code. The processor reads the segment selector and offset from gate descriptor to locate interrupt handler code.
- If privilege level check pass, the processor transfers control to interrupt handler code by loading segment selector and offset into the code segment register (CS) and instruction pointer (IP), respectively.
- The interrupt handler code executes to handle the interrupt or exception as necessary, after completion it restores the saved execution state from the stack.
- Control is returned to interrupted code, allowing it to resume execution from where it was interrupted.

Q. No.					Q. No.			
--------	--	--	--	--	--------	--	--	--

प्र. क्र.  
Q. No.

## MICRO-CONTROLLER ARCHITECTURE



- This figure shows architecture of

typical microcontroller

- it consists of CPU and two memory

Section - Rom and Rom, input output ports

at Serial port, Interrupt control, oscillator etc

- All these elements communicate through

an eight bit data bus

- The bus is connected to outside world

via I/O ports

• CPU :-

- It monitors and controls all operations that are performed by microcontroller.
- It consists of 8 bit arithmetic and logic unit with associated register like A, B, <sup>SP</sup>C, 16 bit program counter and Data pointer.

• ROM :-

- The code of 4K memory is stored on chip ROM in 8051.
- ROM is non-volatile memory that its content cannot be altered.

• RAM :-

- The microcontroller composed of 128 bytes of internal memory.
- This is volatile memory since its content will be lost if power is switch off.
- These 128 bytes of internal RAM is divided into 32 working register in which there is 4 register bank each bank consist 8 register.

Q. No.

Q. No.

प्र. क्र.  
Q. No.• I/O Ports:-

The 8051 microcontroller has four 8 bit I/O ports : P0, P1, P2, P3 which is used to communicate the microcontroller with outside world.

• Interrupt Control :-

- It supports both internal and external interrupts.
- 5 sources of interrupt are provided.

• Timers:-

8051 supports two multiple mode, 8 bit timer/counter.

- Timer mode is used to generate delay and counter mode is used to count external pulse.

• Serial Port:-

- Provide a method of establishing a serial communication by transmitting and receiving bits.

- It uses TXD and RXD pins to transmit and receive bits.

• Oscillator:-

- It is used to provide clock to 8051.

Q. No.

Q. No.

प्र. क.

Q. No.

Q4] Explain and Differentiate interrupt gate and trap gate.

#### \* Trap Gate:-

- Trap Gate is called by instruction INT.
  - It can only be stored only in IDT.
  - This is nothing but basic type of gate because it often has a small task to do.
  - Trap gate passes the control to particular address specified in trap gate descriptor.
- \* Uses of Trap gate**
- ① System call activation
  - ② Management application

#### \* Interrupt gate

- Interrupt gate is called by INT instruction.
- It is also stored in IDT.
- Interrupt gate is similar to trap gate except there is one difference

*Do not write your name or seat no. below this line*

Q. No.

Q. No.

प. क.

Q. No.

that is all gate additionally prohibit  
future interrupt acceptance by automa-  
tic clearing of IF flag in Eflag  
register.

feature	Interrupt Pt gate	Trap gate
Purpose	Handle external interrupt	Handle Software generated exception
Trigger	Triggered by external device or CPU	trigger by CPU executing specific instruction
Source	external device or hor dware signal	Software generated exception or interrupt
Used	Used for event like I/O operation, timer, interrupt	Used for event like divide by zero, over flow etc.

Q. Explain the structure of V86 task in detail. How is protection provided within the V86 task?

- A V86 task consists partly of the 80386 program to be executed partly of 80386 "native mode" code that serves as the virtual-machine monitor.

Q. Explain the following exceptions in brief.

i) Divide error:

- The divide-error fault occurs during a DIV or an IDIV instruction when the divisor is zero.

ii) Overflow error:

- Interrupt on Overflow (INTO) is a conditional software interrupt which tests the overflow (OF) flag. If 'OF'=0, the INTO performs no operations.
- But if 'OF'=1, an INTO instruction executes.

- Another way to detect & respond to an overflow error in a program is to put the jump if overflow instruction (JO) immediately after arithmetic instruction.

- If overflow flag is set as a result of arithmetic operation, execution will jump to address specified in To instruction.

### iii) Invalid opcode:

- This fault occurs when an invalid opcode is detected by the execution unit.
- This exception also occurs when the type of operand is invalid for the given opcode.
- Examples include an intersegment JMP referencing a register operand, or an LES instruction with a register source operand.
- No error code is pushed on stack. The exception can be handled within the same task.

Q. List & elaborate on different applications of microcontroller.

→

1) Home appliances:

Washing machine,  
refrigerators, microwave ovens etc.

2) Calculators, keyboards, printers, modern mobile phones etc.

3) Industrial controllers, data acquisition systems, communication systems etc.

4) Automobile engines, flight control system, traffic light control systems, etc.  
military applications,

1. Consumer Electronics:

• Home Appliances:

Washing machines, microwave ovens, refrigerators, & air conditioners.

• Personal Gadgets:

Smartphones, cameras, fitness tracker using microcontrollers to handle sensor input & display management.

## 2. Medical Devices:

Heart rate monitors,  
blood pressure devices & glucose meter,  
ultrasound machines.

## 3. Communication Systems:

### • Network Devices:

Routers, modems &  
other networking hardware

### • Wireless Communication:

Bluetooth, zigbee,  
& WiFi for wireless data transmission

## 4. Automotive Industry:

### • Engine Control Unit:

critical in  
managing engine performance, fuel  
injections, & emission control system.

### • Safety Systems:

Airbag development,  
anti-lock braking system (ABS), & ECS.

## 5. Industrial Automation:

Industrial controllers,  
data acquisition system communication system,  
PLC (Programmable logic controllers), robotics

## 6. Sensor monitoring:

They collect data from various sensors for temperature, pressure, & humidity monitoring.