

# EE6320 RF Integrated Circuits

## Project: Mixer Design

**Mixer Performance Summary Table**


	<b><u>Design Metric</u></b>	<b><u>Performance</u></b>	<b><u>Specification</u></b>
<b><u>Conversion Gain</u></b>	Minimum Peak Gain in the specified band [ $f_{RF} = f_{LO}$ ]	21.1655 dB	>15 dB
	Maximum Peak Gain in the specified band [ $f_{RF} = f_{LO}$ ]	21.214 dB	>15 dB
	Peak Gain flatness in specified band [Max-Min Gain]	0.05 dB	-
	3dB RF Bandwidth [From the plot of $f_{RF} = f_{LO}$ ]	3.19 GHz	-
	Minimum Band-Edge Gain in the specified band [ $f_{RF} = f_{LO} + 10MHz$ ]	21.1625 dB	>15 dB
	Maximum Band-Edge Gain in the specified band [ $f_{RF} = f_{LO} + 10MHz$ ]	21.211 dB	>15 dB
<b><u>Noise Figure</u></b>	Maximum SSB Noise Figure for $f_{LO} = 5.17GHz$	7.16369 dB	≤ 10 dB
	Maximum SSB Noise Figure for $f_{LO} = 5.245GHz$	7.20897 dB	≤ 10 dB
	Maximum SSB Noise Figure for $f_{LO} = 5.32GHz$	7.25434 dB	≤ 10 dB
<b><u>Linearity - IIP<sub>2</sub></u></b>	Input power used for extrapolation	-50 dBm	-
	Power of Fundamental Tone at output (at chosen input power)	-30 dBm	-
	Power of IM <sub>2</sub> Tone at output (at chosen input power)	-110 dBm	-
	Extrapolated IIP <sub>2</sub>	+34.43 dBm	≥ +30dBm
<b><u>Linearity - IIP<sub>3</sub></u></b>	Input power used for extrapolation	-50 dBm	-
	Power of Fundamental Tone at output (at chosen input power)	-30 dBm	-
	Power of IM <sub>3</sub> Tone at output (at chosen input power)	-120 dBm	-
	Extrapolated IIP <sub>3</sub>	-4.71 dBm	≥ -5dBm
<b><u>Power</u></b>	Mixer DC power consumption [Excluding Bias]	0.203 mW	Minimize
	Bias circuit power consumption	1.44 mW	Minimize
<b><u>Other</u></b>	Sum of all resistances [excluding bias]	2.2 kΩ	-
	Sum of biasing resistances	20 kΩ	-
	Sum of all capacitances [Including AC coupling]	4 μF	-
	Sum of all inductances	Nil	-
	Load chosen (each R_load)	1.1 kΩ	-
	Differential Mixer Input Capacitance (C_gs Caps)	108 fF	-
	Simulator Used	Cadence Virtuoso	-

**Name:** ANIRUDH B S  
**Roll No:** EE21B019


**LNA + Mixer Performance Summary Table**

	<u>Design Metric</u>	<u>LNA</u>	<u>Mixer</u>	<u>Cascade</u>	
				<u>Expected</u>	<u>Simulated</u>
<u>Conversion Gain</u>	$f_{IN} = f_{LO}, f_{LO} = 5.17\text{GHz}$	20.8 dB	21.214 dB	42.014 dB	47.42 dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 5.17\text{GHz}$	21.2 dB	21.211 dB	42.411 dB	47.365 dB
	$f_{IN} = f_{LO}, f_{LO} = 5.245\text{GHz}$	21.3 dB	21.1896 dB	42.4896 dB	47 dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 5.245\text{GHz}$	20.7 dB	21.1868 dB	41.8868 dB	46.95 dB
	$f_{IN} = f_{LO}, f_{LO} = 5.32\text{GHz}$	21.0 dB	21.1655 dB	42.1655 dB	46.61 dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 5.32\text{GHz}$	19.9 dB	21.1625 dB	41.0625 dB	46.565 dB
<u>Noise Figure</u>	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 5.17\text{GHz}$	1.53 dB	7.16369 dB	2.34 dB	1.3507 dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 5.245\text{GHz}$	1.51 dB	7.20897 dB	2.296 dB	1.33508 dB
	$f_{IN} = f_{LO} + 10\text{MHz}, f_{LO} = 5.32\text{GHz}$	1.49 dB	7.25434 dB	2.287 dB	1.32117 dB
<u>Linearity IIP3</u>	Input power used for extrapolation	-30 dBm	-50 dBm	-	-40 dBm
	Power of Fundamental Tone at output (at chosen input power)	-18.7 dBm	-30 dBm	-	-18 dB
	Power of $IM_3$ Tone at output (at chosen input power)	-72.44 dBm	-120 dBm	-	-71 dBm
	Extrapolated $IIP_3$	-3.14 dBm	-4.71 dBm	-	-33.9036 dBm
<u>Power</u>	Total power consumption [Excluding Bias]	1.1 mW	0.203 mW	1.303 mW	1.5 mW
	Bias circuit power consumption	2.4 mW	1.44 mW	3.84 mW	3.84 mW

Mixer Schematic



Mixer Testbench




### Design Variable Values

<u>Design Variable</u>	<u>Value</u>
Resistance (load, each side)	1.1 kΩ
Length of all MOS	120 nm
Width of Switch MOS (all 4)	48 μm
Width of Transconductance MOS (both MOS)	48 μm
Bias Current	600 μA
V_LO Amplitude	1.2 V


### Fixed Constant Parameters

- Transconductance MOS C\_gs: 108 fF
- Current Mirror MOS: W = 96 μm , L = 120 nm
- Coupling capacitances: 1 μF (each)
- Bias Resistances: 10 kΩ (each)


### Conversion Gain of Mixer at 5.17GHz




**Conversion Gain of Mixer at 5.245GHz**




**Conversion Gain of Mixer at 5.32GHz**




### Noise Figure of Mixer at 5.17GHz




### Noise Figure of Mixer at 5.245GHz




### Noise Figure of Mixer at 5.32GHz




### Mixer IIP2 Linearity



## Mixer IIP3 Linearity




## Mixer 3-dB Bandwidth




## Mixer DC Power Consumption [Excluding Bias]

Mon Mar 4 22:23:25 2024




## LNA + Mixer Testbench




### LNA + Mixer IIP3 Linearity


Mon Mar 4 22:17:10 2024 1




### LNA + Mixer Conversion Gain at 5.17GHz




LNA + Mixer Conversion Gain at 5.245GHz




LNA + Mixer Conversion Gain at 5.32GHz




### LNA + Mixer Noise Figure at 5.17GHz




### LNA + Mixer Noise Figure at 5.245GHz



### LNA + Mixer Noise Figure at 5.32GHz



### LO Waveform Characteristics



**Characteristics taken are (for generalized manner, as flo varies for various analysis):**

- Frequency:  $f_{lo}$  Hz
- Time period:  $1/f_{lo}$  s
- Delay time: 0 (for I Lo signal),  $0.25/f_{lo}$  (for Q Lo signal)
- Pulse Width:  $0.40/f_{lo}$
- Rise/Fall Time:  $0.10/f_{lo}$

#### **Path to the Project Files**

**Path :** ee21b019@ams117~/EE6320\_Mixer\_Design/Mixer

#### **Design Procedure**

1. Hand calculations were performed to get the specific conversion gain using the formula derived in the RFIC video lectures.
2.  $gm$ ,  $R_L$ , and  $I_{bias}$  were picked in such a way that the conversion gain spec. is met, making sure that all the transistors stay in saturation and swing limits are maximised.
3. The length of the transistor was chosen to be the minimum possible length permitted (120 nm).
4.  $W$  was picked according to the specification on  $gm$  and characteristic  $\mu$ . $Cox$  value
5. Simulation was performed using the hand calculated values.
6. The conversion gain obtained was slightly lower (around 12 dB), so  $I_{bias}$  was increased.
7. Noise Figure simulated later met the Noise Figure specification
8. The IIP2 and IIP3 specifications were also met.
9. Next, the LNA and Mixer were cascaded.
10. All the simulations were performed on the cascaded combination.
11. The LNA and mixer were slightly tuned to minimize power dissipated.
12. Everything obtained in the cascade was as desired.

#### **Calculations done for the Project**

# EE6320: RF Integrated Circuit

## Mixer Design

### Hand Calculations

$$\Rightarrow V_{LO} = V_{dd} = 1.2V$$

$$\Rightarrow \mu_{COX} = 552 \times 10^{-6} \frac{A}{V^2} \quad [\text{From mos characterization}]$$

$$\frac{2}{\pi} g_m R_d = 10. \quad (\text{Conversion gain of } 20 \text{ dB})$$

Set  $R_d = 1k\Omega$ ,

$$g_m = 15.7 \text{ ms.}$$

$$L = L_{min} = 120 \text{ nm}$$

From previous LNA design, it is known that  $I_s = 3 \text{ mA}$  gives a  $g_m$  of 15 ms.

$\Rightarrow I_b = 3 \text{ mA}$  meets the spec.  
with  $w = 48 \mu\text{m}$ .

$$\therefore w = 48 \mu\text{m}, L = 120 \text{ nm}, I_b = 3 \text{ mA}, R_d = 1k\Omega$$

For bias current source,

$w_b = 96 \mu\text{m}$  as in LNA design

Noise Figure for mixer + LNA

From Friis equation,

$$F = F_1 + \frac{F_2 - 1}{g_1} \quad \text{and} \quad NF = 20 \log_{10}(F)$$

Eg. For  $f_{LO} = 5.17 \text{ GHz}$ , we get

$$NF = 2.34 \text{ dB}$$