EE6320 RF Integrated Circuits Project: VCO Design


VCO Performance Summary Table


Design Parameter	Design Metric	Performance	Specification
Output Amplitude (Vpp/2)	freq = 5.17 GHz	0.9072 V	≥ 0.8V
	freq = 5.245 GHz	0.9288 V	≥ 0.8V
	freq = 5.32 GHz	0.9340 V	≥ 0.8V
Phase Noise (1 MHz Offset)	freq = 5.17 GHz	-131.46 dBc/Hz	≤ -118 dBc/Hz
	freq = 5.245 GHz	-130.98 dBc/Hz	≤ -118 dBc/Hz
	freq = 5.32 GHz	-128.88 dBc/Hz	≤ -118 dBc/Hz
Phase Noise (20 MHz Offset)	freq = 5.17 GHz	-159.20 dBc/Hz	≤ -150 dBc/Hz
	freq = 5.245 GHz	-159.30 dBc/Hz	≤ -150 dBc/Hz
	freq = 5.32 GHz	-158.12 dBc/Hz	≤ -150 dBc/Hz
Tuning Range	Total Tuning Range	510.93 MHz	≥ 150 MHz
	Number of bits in coarse tuning	5	-
	Voltage range in fine tuning	400 mV	-
	Average KVCO	142.6 MHz/V	150 MHz/V
	% variation in KVCO	31.55 %	minimal
Power Consumption (5.245 GHz)	VCO average power consumption (excluding bias)	6.6156 mW	minimal
	Bias circuit	9 mW	minimal
Other	Sum of all capacitances (in capacitor bank)	930 fF	-
	Net inductance used	800 pH	-
	Simulator used	Cadence Virtuoso	-

Name: ANIRUDH B S Roll No: EE21B019


Component Values Table

Component	<u>Value</u>	
Current Mirror MOS	W = 1 μ m , L = 360 nm	
Tail MOS	W = 1 μ m , L = 360 nm	
Tail Capacitance	10 μ F	
Tail Tank	L = 100 pH, C = 10 μ F	
Cross Coupled MOS(s)	W = 1 μ m , L = 200 nm	
Capacitor Bank	Co = 15 fF (5 binary weighted capacitors)	
Varactor MOS	W = 1 μ m , L = 200 nm	
Drain Tank	L = 350 pH, C = 1 pF	
(V bias, I bias)	Vbias = 1.2 V, Ibias = 7.5 mA	







Output Amplitude Plots (differential settled waveforms) At 5.17 GHz




At 5.245 GHz









Phase Noise Plots (at 1 MHz and 20 MHz) At 5.17 GHz




At 5.245 GHz







Frequency Tuning Range Plot



KVCO Plot




Fig 1 : Average KVCO = 150.4 MHz/V for B0 = B1 = B2 = B3 = B4 = 0



Fig 2 : Average KVCO = 142.6 MHz/V for B0 = B1 = B2 = 1.2, B3 = B4 = 0 (For 5.245GHz at Vc = 900 mV)

Overlap in Coarse Tuning Plots




Fig 1: Overlap between adjacent curves is 66.2%




Fig 2 : Overlap between adjacent curves is 29.54%






Fig 3: Overlap between adjacent curves is 33.99%

Initial Transient Response Plot (for Vop at 5.245 GHz)




Single Ended Output Plot (Vop & Von) (at 5.245 GHz)



Design Procedure

- Hand Calculations were performed to find the initial starting point of design
- Using the hand calculations, the simulation was performed. Specifications were not met.
- 3. The varactor multiplier and the cross coupled MOS multiplier was adjusted to get required KVCO. Using Ld and Cd the required frequency tuning range was attained.
- 4. Lt was picked to reject higher order harmonics.
- The architecture chosen involved capacitor banks for coarse tuning and MOS based varactor for fine tuning. This was chosen so as to have more flexibility over the voltage ranges needed to be attained.
- 6. The overlap specification of 33% was almost attained on an average.

Path : ee21b019@ams117~/VCO



31 Co = 0.21069 pF

$$\Rightarrow$$
 Co = 6.796 bF
R= 20x (5.245x211x/09)x 0.25x109
= 164.77652
 \Rightarrow Ty > 9.532 mA.