

Allwinner H5 Datasheet

Quad-Core OTT Box Processor

Revision 1.0

May.20,2016



Declaration

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF ALLWINNER TECHNOLOGY ("ALLWINNER"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF ALLWINNER AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE INFORMATION FURNISHED BY ALLWINNER IS BELIEVED TO BE ACCURATE AND RELIABLE. ALLWINNER RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE. ALLWINNER DOES NOT ASSUME ANY RESPONSIBILITY AND LIABILITY FOR ITS USE. NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF ALLWINNER. THIS DOCUMENTATION NEITHER STATES NOR IMPLIES WARRANTY OF ANY KIND, INCLUDING FITNESS FOR ANY PARTICULAR APPLICATION.

THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. ALLWINNER SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.



Revision History

| Revision | Date | Description | |
|----------|--------------|-------------------------|--|
| 1.0 | May. 20,2016 | Initial Release Version | |
| | | | |
| | | | |





Contents

| De | claration | 2 |
|-----|-----------------------------|----|
| Re | vision History | 3 |
| Co | ntents | 4 |
| Fig | gures | 6 |
| Tak | bles | 7 |
| Ab | out This Documentation | 8 |
| 1. | Overview | 9 |
| 2. | Features | 10 |
| | 2.1. Processor Features | 10 |
| | 2.1.1. CPU Architecture | |
| | 2.1.2. GPU Architecture | 10 |
| | 2.1.3. Memory Subsystem | 10 |
| | 2.1.3.1. Boot ROM | |
| | 2.1.3.2. SDRAM | |
| | 2.1.3.3. NAND Flash | |
| | 2.1.3.4. SMHC | 11 |
| | 2.1.4. System Peripherals | |
| | 2.1.4.1. Timer | |
| | 2.1.4.2. High Speed Timer | |
| | 2.1.4.3. RTC | |
| | 2.1.4.4. GIC | 12 |
| | 2.1.4.5. DMA | |
| | 2.1.4.6. CCU | |
| | 2.1.4.7. PWM | |
| | 2.1.4.8. Thermal Sensor | |
| | 2.1.4.9. KEYADC | |
| | 2.1.4.10. Message Box | |
| | 2.1.4.11. Spinlock | |
| | 2.1.4.12. Crypto Engine(CE) | |
| | 2.1.4.13. Security ID(SID) | |
| | 2.1.4.14. CPU Configuration | |
| | 2.1.5. Display Subsystem | |
| | 2.1.5.1. DE2.0 | |
| | 2.1.5.2. Display Output | |
| | 2.1.6. Video Engine | |
| | 2.1.6.1. Video Decoder | |
| | 2.1.6.2. Video Encoder | |
| | 2.1.7. Image Subsystem | |
| | 2.1.7.1. CSI | |
| | 2.1.8. Audio Subsystem | 16 |



| | 2.1.8.1. Audio Codec | 16 |
|-----|--|------------|
| | 2.1.8.2. I2S/PCM | 16 |
| | 2.1.8.3. One Wire Audio(OWA) | 17 |
| | 2.1.9. External Peripherals | 17 |
| | 2.1.9.1. USB | 17 |
| | 2.1.9.2. Ethernet | 17 |
| | 2.1.9.3. CIR | 18 |
| | 2.1.9.4. UART | 18 |
| | 2.1.9.5. SPI | 18 |
| | 2.1.9.6. TWI | 18 |
| | 2.1.9.7. TSC | 19 |
| | 2.1.9.8. SCR | 19 |
| | 2.1.10. Package | 19 |
| 3. | Block Diagram | 20 |
| 4. | Pin Description | 21 |
| | 4.1. Pin Characteristics | 21 |
| | 4.2. Signal Descriptions | 40 |
| 5. | Electrical Characteristics | 47 |
| | 5.1. Absolute Maximum Ratings | 47 |
| | 5.2. Recommended Operating Conditions | |
| | 5.3. DC Electrical Characteristics | |
| | 5.4. ADC Electrical Characteristics | 49 |
| | 5.5. Oscillator Electrical Characteristics | 49 |
| | 5.6. Maximum Current Consumption | 50 |
| | 5.7. External Memory AC Electrical Characteristics | 51 |
| | 5.7.1. Nand Flash AC Electrical Characteristics | 51 |
| | 5.7.2. SMHC AC Electrical Characteristics | 55 |
| | 5.8. External Peripheral AC Electrical Characteristics | 5 <i>€</i> |
| | 5.8.1. LCD AC Electrical Characteristics | 5ε |
| | 5.8.2. CSI AC Electrical Characteristics | 58 |
| | 5.8.3. EMAC AC Electrical Characteristics | 58 |
| | 5.8.4. CIR Receiver AC Electrical Characteristics | 59 |
| | 5.8.5. SPI AC Electrical Characteristics | 60 |
| | 5.8.6. UART AC Electrical Characteristics | 61 |
| | 5.8.7. TWI AC Electrical Characteristics | 62 |
| | 5.8.8. TSC AC Electrical Characteristics | 62 |
| | 5.8.9. SCR AC Electrical Characteristics | 63 |
| | 5.9. Power-up and Power-down Sequence | 64 |
| | 5.10. Package Thermal Characteristics | 65 |
| Apı | pendix | |
| | Pin Map | 67 |
| | Package Dimension | 68 |



Figures

| Figure 3-1. H5 Block Diagram | 20 |
|---|----|
| Figure 5-1. Conventional Serial Access Cycle Timing (SAM0) | |
| Figure 5-2. EDO Type Serial Access after Read Cycle Timing (SAM1) | |
| Figure 5-3. Extending EDO Type Serial Access Mode Timing (SAM2) | |
| Figure 5-4. Command Latch Cycle Timing | |
| Figure 5-5. Address Latch Cycle Timing | |
| Figure 5-6. Write Data to Flash Cycle Timing | |
| Figure 5-7. Waiting R/B# Ready Timing | |
| Figure 5-8. WE# High to RE# Low Timing | |
| Figure 5-9. RE# High to WE# Low Timing | |
| Figure 5-10. Address to Data Loading Timing | |
| Figure 5-11. SMHC in SDR Mode Output Timing | |
| Figure 5-12. SMHC in SDR Mode Input Timing | |
| Figure 5-13. HV_IF Interface Vertical Timing | |
| Figure 5-14. HV_IF Interface Parallel Mode Horizontal Timing | |
| Figure 5-15. Data Sample Timing | |
| Figure 5-16. MII Interface Transmit Timing | |
| Figure 5-17. MII Interface Receive Timing | |
| Figure 5-18. CIR Receiver Timing | |
| Figure 5-19. SPI MOSI Timing | |
| Figure 5-20. SPI MISO Timing | |
| Figure 5-21. UART RX Timing | 61 |
| Figure 5-22. UART nCTS Timing | |
| Figure 5-23. UART nRTS Timing | |
| Figure 5-24. TWI Timing | 62 |
| Figure 5-25. TSC Data and Clock Timing | 62 |
| Figure 5-26. SCR Activation and Cold Reset Timing | |
| Figure 5-27. SCR Warm Reset Timing | |
| Figure 5-28 Power On Sequence | 65 |



Tables

| Table 4-1. Pin Characteristics | 22 |
|---|----|
| Table 4-2. Signal Descriptions | 40 |
| Table 5-1. Absolute Maximum Ratings | 47 |
| Table 5-2. Recommended Operating Conditions | 48 |
| Table 5-3. DC Electrical Characteristics | 48 |
| Table 5-4. KEYADC Electrical Characteristics | 49 |
| Table 5-5. 24MHz Crystal Characteristics | 49 |
| Table 5-6. 32768Hz Crystal Characteristics | 50 |
| Table 5-7. Maximum Current Consumption | 50 |
| Table 5-8. NAND Timing Constants | 54 |
| Table 5-9. SMHC Timing Constants | 55 |
| Table 5-9. SMHC Timing Constants | 57 |
| Table 5-11. CSI Interface Timing Constants | 58 |
| Table 5-12. 100Mb/s MII Transmit Timing Constants | 58 |
| Table 5-13. 100Mb/s MII Receive Timing Constants | 59 |
| Table 5-14. CIR Receiver Timing Constants | 59 |
| Table 5-15. SPI Timing Constants | 60 |
| Table 5-16. UART Timing Constants | 61 |
| Table 5-17. TWI Timing Constants | 62 |
| Table 5-18. TSC Timing Constants | |
| Table 5-19. SCR Timing Constants | |
| Table 5-20. H5 Thermal Resistance Characteristics | |



About This Documentation

The documentation describes features of each module, pin/signal characteristics, current consumption, PLL electrical characteristics, the interface timing, thermal and package of H5 processor. The documentation is intended to provide guidance to the hardware designers for electronics or sales personnel for electronic components. This documentation assumes that the reader has a background in electronic components.





1. Overview

The Allwinner H5 is a highly cost-efficient quad-core OTT Box processor, which is a part of growing home entertainment products that offer high-performance processing with a high degree of functional integration.

The H5 processor has some very exciting features, for example:

- **CPU**: Quad-core ARM CortexTM-A53 Processor, a power-efficient ARM v8 architecture, it has 64 and 32bit execution states for scalable high performance ,which includes a NEON multimedia processing engine.
- **Graphics**: The hexa-core ARM Mali450 GPU including dual Geometry Processors(GP) and quad Pixel Processors(PP), provides users with superior experience in video playback and mainstream game; OpenGL ES2.0 and OpenVG1.1 standards are supported.
- Video Engine: H5 provides multi-format high-definition video encoder/decoder with dedicated hardware, including H.265 decoder by 4K@30fps , H.264 decoder by 4K@30fps, MPEG1/2/4 decoder by 1080p@60fps, VP8/AVS jizhun decoder by 1080p@60fps, VC1 decoder by 1080p@30fps, H.264 encoder by 1080p@60fps.
- **Display Subsystem**: Supports DE2.0 for excellent display experience, and two display interfaces for HDMI1.4 and CVBS display.
- **Memory Controller**: The processor supports many types of external memory devices, including DDR3/DDR3L, NAND Flash(MLC,SLC,TLC,EF),Nor Flash, SD/SDIO/MMC including eMMC up to rev5.1.
- **Security System**: The processor delivers hardware security features that enable trustzone security system, Digital Rights Management(DRM), information encryption/decryption, secure boot, secure JTAG and secure efuse.
- Interfaces: The processor has a broad range of hardware interfaces such as parallel CMOS sensor interface, 10/100/1000Mbps EMAC with FE PHY, USB OTG v2.0 operating at high speed(480Mbps) with PHY, USB Host with PHY and a variety of other popular interfaces(SPI,UART,CIR,TSC,TWI,SCR).



2. Features

2.1. Processor Features

2.1.1. CPU Architecture

- Quad-core ARM CortexTM-A53 MPCoreTM Processor
- Thumb-2 Technology
- Supports NEON Advanced SIMD(Single Instruction Multiple Data)instruction for acceleration of media and signal processing functions
- Supports Large Physical Address Extensions(LPAE)
- VFPv4 Floating Point Unit
- Independent 32KB L1 Instruction cache and 32KB L1 Data cache
- Shared 512KB L2-cache

2.1.2. GPU Architecture

- Hexa-core ARM Mali450 GPU
- Dual Geometry Processors with 32KB L2 cache
- Quad Pixel Processors with 128KB L2 cache
- Concurrent multi-core processing
- 3000Mpix/sec and 163Mtri/sec
- Full scene over-sampled 4X anti-aliasing engine with no additional bandwidth usage
- OpenGL ES 1.1/2.0 and OpenVG 1.1 support

2.1.3. Memory Subsystem

2.1.3.1. Boot ROM

- On chip ROM
- Supports secure and non-secure access boot
- Supports system boot from the following devices:
 - NAND Flash
 - SD/TF card
 - eMMC
 - Nor Flash



Supports system code download through USB OTG

2.1.3.2. SDRAM

- Compatible with JEDEC standard DDR3/DDR3L SDRAM
- Supports clock frequency up to 667MHz(DDR3-1333)
- 32-bit bus width
- Up to 3GB address space
- Supports 2 chip selects
- 16 address signal lines and 3 bank signal lines
- Supports Memory Dynamic Frequency Scale(MDFS)
- Random read or write operation is supported

2.1.3.3. NAND Flash

- Compliant with ONFI 2.3 and Toggle 1.0
- Up to 2 flash chips
- 8-bit data bus width
- Up to 64-bit ECC per 1024 bytes
- Supports 1024, 2048, 4096, 8192, 16K bytes size per page
- Supports SLC/MLC/TLC flash and EF-NAND memory
- Supports SDR, ONFI DDR and Toggle DDR NAND
- Embedded DMA to do data transfer
- Supports data transfer together with normal DMA

2.1.3.4. SMHC

- Up to 3 SD/MMC host controller(SMHC) interfaces
- Complies with eMMC standard specification V5.1, SD physical layer specification V3.0, SDIO card specification V3.0
- 1-bit or 4-bit data bus transfer mode for SD/TF cards up to 50MHz in SDR mode
- 1-bit or 4-bit data bus transfer mode for connecting to an external Wi-Fi module up to 150MHz in SDR mode and 50MHz in DDR mode
- 1-bit ,4-bit or 8-bit data bus transfer mode for MMC cards up to 150MHz in SDR mode or 100MHz in DDR mode
- Supports block size of 1 to 65535 bytes
- Embedded special DMA to do data transfer
- Supports hardware CRC generation and error detection



2.1.4. System Peripherals

2.1.4.1. Timer

- 2 on-chip Timers with interrupt-based operation
- 1 watchdog to generate reset signal or interrupt
- Two 33-bit Audio/Video Sync(AVS) Counter to synchronize video and audio in the player

2.1.4.2. High Speed Timer

- 1 High Speed Timer with 56-bit counter
- 56-bit counter that can be separated to 24-bit high register and 32-bit low register
- Clock source is synchronized with AHB clock, much more accurate than other timers

2.1.4.3. RTC

- Time,calendar
- · Counters second, minutes, hours, day, week, month and year with leap year generator
- Alarm:general alarm and weekly alarm
- One 32KHz fanout

2.1.4.4. GIC

• Supports 16 Software Generated Interrupts(SGIs), 16 Private Peripheral Interrupts(PPIs) and 125 Shared Peripheral Interrupts(SPIs)

2.1.4.5. DMA

- Up to 12-channel DMA
- Interrupt generated for each DMA channel
- Transfers data width of 8/16/32/64-bit
- Supports linear and IO address modes
- Programs the DMA burst size
- Supports data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory

2.1.4.6. CCU

- 9 PLLs
- Supports an external 24MHz crystal oscillator and an on-chip 16MHz RC oscillator
- Supports clock configuration and clock generated for corresponding modules



Supports software-controlled clock gating and software-controlled reset for corresponding modules

2.1.4.7. PWM

- Supports outputting two kinds of waveform: continuous waveform and pulse waveform
- 0% to 100% adjustable duty cycle
- Up to 24MHz output frequency

2.1.4.8. Thermal Sensor

- Temperature Accuracy: $\pm 3^{\circ}\mathbb{C}$ from $0^{\circ}\mathbb{C}$ to $\pm 100^{\circ}\mathbb{C}$, $\pm 5^{\circ}\mathbb{C}$ from $-20^{\circ}\mathbb{C}$ to $\pm 125^{\circ}\mathbb{C}$
- Supports over-temperature protection interrupt and over-temperature alarm interrupt
- Averaging filter for thermal sensor reading
- 2 temperature-sensing cell embedded :sensor0 for CPU,sensor1 for GPU

2.1.4.9. KEYADC

- Analog to digital converter with 6-bit resolution for key application
- Maximum sampling frequency up to 250 Hz
- Supports general key, hold key and already hold key
- Supports single, normal and continuous work mode

2.1.4.10. Message Box

- Two users for Message Box instance
- Eight Message Queues for the MSGBox instance
- Each of Queues could be configured as transmitter or receiver for user
- Two interrupts for the MSGBox instance
- Register polling for the MSGBox instance
- 32-bit message width
- Four-message FIFO depth for each message queue

2.1.4.11. Spinlock

- 32 spinlocks
- Two kinds of status of lock register: TAKEN and NOT TAKEN

2.1.4.12. Crypto Engine(CE)

Supports symmetrical algorithm: AES, DES, TDES



- Supports hash algorithm:SHA-1/SHA-224/SHA-256,MD5,HMAC
- Supports 160-bit hardware PRNG with 175-bit seed
- Supports 256-bit TRNG
- Supports ECB,CBC, CTR, CTS modes for AES
- Supports ECB, CBC, CTR modes for DES
- Supports ECB, CBC, CTR modes for TDES
- 128-bit, 192-bit and 256-bit key size for AES
- Embedded special DMA to do data transfer

2.1.4.13. Security ID(SID)

Supports 2K-bit EFUSE for chip ID and security application

2.1.4.14. CPU Configuration

- Configure related CPU parameters, including power on, reset, cache, debug, and check the status of CPU
- One 64-bit common counter

2.1.5. Display Subsystem

2.1.5.1. DE2.0

- Output size up to 4096x4096
- Supports four alpha blending channel for main display, two channel for aux display
- Supports four overlay layers in each channel, and has a independent scaler
- Supports potter-duff compatible blending operation
- Supports input format YUV422/YUV420/YUV411/ARGB8888/XRGB8888/ARGB4444/ARGB1555 and RGB565
- Supports Frame Packing/Top-and-Bottom/Side-by-Side Full/Side-by-Side Half 3D format data
- Supports SmartColor 2.0 for excellent display experience
 - Adaptive edge sharping
 - Adaptive color enhancement
 - Adaptive contrast enhancement and fresh tone rectify
- Supports writeback for high efficient dual display

2.1.5.2. Display Output

- Supports HDMI V1.4 output up to 4K@30fps
 - Compatible with HDMI 1.4 specification
 - Compatible with HDCP 1.2 for HDMI
 - Supports EDID block read by DDC



- Supports HPD
- Integrated CEC hardware
- Supports TMDS clock from 27MHz to 297MHz
- Supports RGB888,YUV444 video formats with only 8bit color depth

4K@30Hz

1920 x 1080p@50/60Hz

1920 x 1080p@24Hz

1920 x 1080i@50/60Hz

1280 x 720p@50/60Hz

720 x 480p@60Hz

720 x 576p@50Hz

3D Frame Packing 1920 x 1080p@24Hz

- Supports L-PCM audio format

Up to 192KHz IEC-60958 audio sampling rate

Maximum 24bit, 8 channel

- Supports IEC-61937 compressed audio format
- Supports TV CVBS output
 - Standard NTSC-M and PAL-B,D,G,H,I output
 - Plug status auto detecting

2.1.6. Video Engine

2.1.6.1. Video Decoder

- Supports multi-format video playback, including:
 - H.265 MP/L5.0: 4K@30fps
 - H.264 BP/MP/HP Level4.2: 4K@30fps
 - H.263 BP: 1080p@60fps
 - MPEG1 MP/HL: 1080p@60fps
 - MPEG2 MP/HL: 1080p@60fps
 - MPEG4 SP/ASP L5: 1080p@60fps
 - Sorenson Spark: 1080p@60fps
 - VP8 N/A: 1080p@60fps
 - VC1 SP/MP/AP: 1080p@30fps
 - AVS/AVS+ jizhun: 1080p@60fps
 - xvid N/A: 1080p@60fps
 - MJPEG: 1080p@30fps
- Supports 1080p blu-ray 3D
- Supports 3D size:3840x1080,1920x2160
- Supports decoding output format:YV12



2.1.6.2. Video Encoder

- Supports H.264 video encoder up to 1080p@60fps
- Supports input picture size up to 4800x4800
- Supports input format: tiled (128x32)/YU12/YV12/NU12/NV12/ARGB/YUYV
- Supports Alpha blending
- Supports thumb generation
- Supports 4x2 scaling ratio: from 1/16 to 64 arbitrary non-integer ratio
- Supports rotated input

2.1.7. Image Subsystem

2.1.7.1. CSI

- Supports 8-bit YUV422 CMOS sensor interface
- Supports CCIR656 protocol for NTSC and PAL
- Up to 5M pixel camera sensor
- Supports video capture resolution up to 1080p@30fps

2.1.8. Audio Subsystem

2.1.8.1. Audio Codec

- Two audio digital-to-analog(DAC) channels
 - 100 ± 3 dB SNR@A-weight
 - Supports ADC sample rate from 8 KHz to 192 KHz
- Two audio analog-to-digital(ADC) channels
 - 93 ± 3 dB SNR@A-weight
 - Supports ADC sample rate from 8 KHz to 48 KHz
- Supports analog/ digital volume control
- Supports Dynamic Range Controller(DRC) adjusting the DAC playback output
- Supports Dynamic Range Control(DRC) adjusting the ADC recording input
- Three audio inputs:
 - Two differential microphone inputs
 - One stereo Line-in L/R channel input
- One audio output: Stereo line-out L/R channel output

2.1.8.2. I2S/PCM

- 2 I2S/PCM controllers
- Compliant with standard Inter-IC sound(I2S) bus specification



- Compliant with left-justified, right-justified, PCM mode, and TDM(Time Division Multiplexing) format
- Supports 8-channel in TDM mode
- Full-duplex synchronous work mode
- Mater and slave mode configured
- Clock up to 100 MHz
- Adjustable audio sample resolution from 8-bit to 32-bit
- Sample rate from 8 KHz to 192 KHz
- Supports 8-bit u-law and 8-bit A-law companded sample
- Supports programmable PCM frame width:1 BCLK width(short frame) and 2 BCLKs width(long frame)
- One 128 depth x 32-bit width FIFO for data transmit, one 64 depth x 32-bit width FIFO for data receive
- Programmable FIFO thresholds

2.1.8.3. One Wire Audio(OWA)

- IEC-60958 transmitter functionality
- Compliance with S/PDIF Interface
- Supports channel status insertion for the transmitter
- Hardware parity generation on the transmitter
- One 32×24 bits FIFO (TX) for audio data transfer
- Programmable FIFO thresholds

2.1.9. External Peripherals

2.1.9.1. USB

- One USB 2.0 OTG, with integrated USB PHY
 - Complies with USB2.0 Specification
 - Supports High-Speed (HS,480Mbps), Full-Speed(FS,12Mbps) and Low-Speed(LS,1.5Mbps) in host mode
 - Complies with Enhanced Host Controller Interface(EHCI)Specification, Version 1.0, and the Open Host Controller Interface(OHCI) Specification, Version 1.0a for host mode
 - Up to 8 User-Configurable Endpoints in device mode
 - Supports point-to-point and point-to-multipoint transfer in both host and peripheral mode
- Three USB Host, with integrated USB PHY
 - Complies with Enhanced Host Controller Interface(EHCI)Specification, Version 1.0, and the Open Host Controller Interface(OHCI) Specification, Version 1.0a.

2.1.9.2. Ethernet

- Integrated an internal 10/100M PHY
- Supports 10/100/1000Mbps data transfer rate
- Supports MII/RGMII/RMII interface
- Supports full-duplex and half-duplex operation



- Programmable frame length
- Automatic CRC and pad generation controllable on a per-frame basis
- Options for Automatic Pad/CRC Stripping on receive frames
- Programmable frame length to support Standard or Jumbo Ethernet frames with sizes up to 16 KB
- Programmable Inter Frame Gap (40-96 bit times in steps of 8)
- Supports a variety of flexible address filtering modes

2.1.9.3. CIR

- A flexible receiver for IR remote
- Programmable FIFO threshold

2.1.9.4. UART

- Up to 5 UART controllers, one UART for CPUx debug, one UART for CPUs debug, others for UART applications
- UART0: 2-wire; UART1/2/3: 4-wire; S_UART: 2-wire
- Compliant with industry-standard 16450 and 16550 UARTs
- Supports word length from 5 to 8 bits, an optional parity bit and 1,1.5 or 2 stop bits
- Programmable parity(even, odd and no parity)
- 64-byte Transmit and receive data FIFOs for all UAR

2.1.9.5. SPI

- Up to 2 SPI controllers
- Full-duplex synchronous serial interface
- Master/Slave configurable
- Mode0~3 are supported for both transmit and receive operations
- Two 64-byte FIFO for SPI-TX and SPI-RX operation
- DMA-based or interrupt-based operation supported
- Polarity and phase of the chip select(SPI_SS) and SPI_Clock(SPI_SCLK) are configurable
- The maximum frequency is 100MHz
- Supports single and dual read mode

2.1.9.6. TWI

- Up to 4 TWI(Two Wire Interface) controllers
- Supports Standard mode(up to 100K bps) and Fast mode(up to 400K bps)
- Master/Slave configurable
- Allows 10-bit addressing transactions
- Perform arbitration and clock synchronization
- Allows operation from a wide range of input clock frequencies



2.1.9.7. TSC

- Up to 4 TSC(Transport Stream Controller)
- Compliant with the industry-standard AMBA Host Bus(AHB) Specification, Revision 2.0.Supports 32-bit Little Endian bus
- Supports DVB-CSA V1.1 Descrambler
- One external Synchronous Parallel Interface(SPI) or one external Synchronous Serial Interface(SSI)
- Configurable SPI and SSI timing parameters
- Hardware packet synchronous byte error detecting
- Hardware PCR packet detecting

2.1.9.8. SCR

- Up to 2 SCR(Smart Card Reader) controllers
- Supports APB slave interface for easy integration with AMBA-based host systems
- Supports the ISO/IEC 7816-3:1997(E) and EMV2000 (4.0) Specifications
- Supports adjustable clock rate and bit rate
- Configurable automatic byte repetition
- Supports asynchronous half-duplex character transmission and block transmission
- Supports synchronous and any other non-ISO 7816 and non-EMV cards
- Performs functions needed for complete smart card sessions, including:
 - Card activation and deactivation
 - Cold/warm reset
 - Answer to Reset (ATR) response reception
 - Data transfers to and from the card

2.1.10. Package

FBGA 347 balls, 0.65mm ball pitch, 14mm x 14mm



3. Block Diagram

Figure 3-1 shows the block diagram of H5 processor.




Figure 3-1. H5 Block Diagram



4. Pin Description

4.1. Pin Characteristics

Table 4-1 lists the characteristics of H5 Pins from seven aspects: BALL#, Pin Name, Default Function, Type, Reset State, Default Pull Up/Down, and Buffer Strength.

- (1). Ball#: Package ball numbers associated with each signals.
- (2). Pin Name: The name of the package pin.
- (3). Signal Name: The signal name for that pin in the mode being used.
- (4). Function: Multiplexing function number.
- (5). Ball Reset Rel. Function: The function is automatically configured after RESET from low to high.
- (6). Type: Denotes the signal direction

I (Input),

O (Output),

I/O(Input / Output),

OD(Open-Drain),

A (Analog),

AI(Analog Input),

AO(Analog Output),

A I/O(Analog Input/Output),

P (Power),

G (Ground)

(7). Ball Reset State: The state of the terminal at reset.

Z(High-impedance)

- (8).**Pull Up/Down**: Denotes the presence of an internal pull-up or pull-down resistor. Pull-up(PU) and Pull-down(PD) resistors can be enabled or disabled via software.
- (9). **Buffer Strength**: Defines drive strength of the associated output buffer.
- (10). Power Supply: The voltage supply for the terminal's IO buffers.



Table 4-1. Pin Characteristics

| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| DRAM | | | | | | | | | |
| T17 | SA0 | SA0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| U18 | SA1 | SA1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V19 | SA2 | SA2 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V20 | SA3 | SA3 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V21 | SA4 | SA4 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| Y19 | SA5 | SA5 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| Y20 | SA6 | SA6 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V15 | SA7 | SA7 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| W18 | SA8 | SA8 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| Y18 | SA9 | SA9 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| P19 | SA10 | SA10 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| N19 | SA11 | SA11 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| R18 | SA12 | SA12 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V12 | SA13 | SA13 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| N17 | SA14 | SA14 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| R17 | SA15 | SA15 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| W17 | SBA0 | SBA0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| T18 | SBA1 | SBA1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V17 | SBA2 | SBA2 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| U15 | SCAS | SCAS | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| AA19 | SCK | SCK | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| AA20 | SCKB | SCKB | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| AA21 | SCKE0 | SCKE0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| Y21 | SCKE1 | SCKE1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| W20 | SCS0 | SCS0 | NA | NA | | Z | NA | NA | VCC-DRAM |
| W21 | SCS1 | SCS1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| W11 | SODT0 | SODT0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V11 | SODT1 | SODT1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| N20 | SDQ0 | SDQ0 | NA | NA | I/O | Z | NA | NA | VCC-DRAM |
| P21 | SDQ1 | SDQ1 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| P20 | SDQ2 | SDQ2 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| U21 | SDQ3 | SDQ3 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| R19 | SDQ4 | SDQ4 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| T20 | SDQ5 | SDQ5 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| U19 | SDQ6 | SDQ6 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| U20 | SDQ7 | SDQ7 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| J19 | SDQ8 | SDQ8 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| H20 | SDQ9 | SDQ9 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| H21 | SDQ10 | SDQ10 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| J21 | SDQ11 | SDQ11 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| L20 | SDQ12 | SDQ12 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| L21 | SDQ13 | SDQ13 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| M21 | SDQ14 | SDQ14 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| M19 | SDQ15 | SDQ15 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y17 | SDQ16 | SDQ16 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| AA17 | SDQ17 | SDQ17 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y16 | SDQ18 | SDQ18 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| W15 | SDQ19 | SDQ19 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y14 | SDQ20 | SDQ20 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| AA14 | SDQ21 | SDQ21 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y13 | SDQ22 | SDQ22 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y12 | SDQ23 | SDQ23 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| W12 | SDQ24 | SDQ24 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| AA11 | SDQ25 | SDQ25 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y11 | SDQ26 | SDQ26 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y10 | SDQ27 | SDQ27 | NA | NA | I/O | Z | NA | NA | VCC-DRAM |
| W9 | SDQ28 | SDQ28 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| AA8 | SDQ29 | SDQ29 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y8 | SDQ30 | SDQ30 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| Y7 | SDQ31 | SDQ31 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| M20 | SDQM0 | SDQM0 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| G20 | SDQM1 | SDQM1 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| AA18 | SDQM2 | SDQM2 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| AA12 | SDQM3 | SDQM3 | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| R20 | SDQS0 | SDQS0 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| R21 | SDQS0B | SDQS0B | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| K20 | SDQS1 | SDQS1 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| J20 | SDQS1B | SDQS1B | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| AA15 | SDQS2 | SDQS2 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y15 | SDQS2B | SDQS2B | NA | NA | I/O | Z | NA | NA | VCC-DRAM |
| AA9 | SDQS3 | SDQS3 | NA | NA | 1/0 | Z | NA | NA | VCC-DRAM |
| Y9 | SDQS3B | SDQS3B | NA | NA | I/O | Z | NA | NA | VCC-DRAM |
| V13 | SRAS | SRAS | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| U16 | SRST | SRST | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| T16 | SVREF | SVREF | NA | NA | Р | NA | NA | NA | VCC-DRAM |
| W13 | SWE | SWE | NA | NA | 0 | Z | NA | NA | VCC-DRAM |
| V10 | SZQ | SZQ | NA | NA | Al | Z | NA | NA | VCC-DRAM |
| L16,M16,N16,P16 | | 314 | | | , | | | | |
| ,P17,R16,T12,T13 | | VCC-DRAM | NA | NA | Р | NA | NA | NA | NA |
| ,T14,T15,U11 | 700 510 1171 | Vec Bru uvi | | | | | | 17. | |
| GPIOA | | | | | | | | | |
| GIIOA | | Input | 0 | | 1 | | | | |
| | | | + | | 0 | | | | |
| | | Output | 1 | - | | | | | |
| | | UART2_TX | 2 | - | 0 | | | | |
| D11 | PA0 | JTAG_MS | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PA_EINTO | 6 | | | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | L | | | | |
| | | Output | 1 | | o | | | | |
| | | UART2_RX | 2 | X | 1 | | | | |
| DE | PA1 | JTAG_CK | 3 | Function7 | 1 | - z | DLI/DD | 20 | VCC-IO |
| D5 | | Reserved | 4 | | NA | | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | PA_EINT1 | 6 | | I | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | - | 0 | | | | |
| | | UART2_RTS | 2 | - | 0 | | | | |
| | | JTAG_DO | 3 | - | 0 | | | | |
| D6 | PA2 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | | | | NA NA | | | | |
| | | Reserved | 5 | - | I I | | | | |
| | | PA_EINT2 | 7 | - | • | | | | |
| | | IO Disable | | | OFF . | | | | |
| | | Input | 0 | - | 1 | | | | |
| | | Output | 1 | - | 0 | | | | |
| | | UART2_CTS | 2 | - | I | | | | |
| E13 | PA3 | JTAG_DI | 3 | Function7 | I | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | _ | NA | | | | |
| | | PA_EINT3 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | UARTO_TX | 2 | | 0 | | | | |
| | | Reserved | 3 |] | NA | 1_ | DI 155 | | 1100 :5 |
| F5 | PA4 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | 1 | NA | | | | |
| | | PA_EINT4 | 6 | 1 | 1 | | | | |
| | | IO Disable | 7 | 1 | OFF | | | | |
| | | IO DISABIE | | | | | | | |
| H6 | PA5 | Input | 0 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Output | 1 | | 0 | | | | |
| | | UARTO_RX | 2 | | 1 | | | | |
| | | PWM0 | 3 | | 0 | | | | |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | PA_EINT5 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | SIMO_PWREN | 2 | | 0 | - | | | |
| E14 | PA6 | PCM0_MCLK | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA . | - | | | |
| | | PA_EINT6 | 6 | | 1 | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 2 | | 0 | - | | | |
| | | SIM0_CLK Reserved | 3 | | NA | - | | | |
| D8 | PA7 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | PA_EINT7 | 6 | <u>-</u> - | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | W \ | | | |
| | | Output | 1 | | 0 | | | | |
| | | SIM0_DATA | 2 | | 1/0 | | | | |
| | | Reserved | 3 | | NA | | | | |
| F13 PA8 | PA8 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | _ | | | |
| | | PA_EINT8 | 6 | | | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | X | 0 | 1 | | | |
| | | SIM0_RST | 2 | | 0 | | | | |
| D13 | PA9 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| D13 | PAS | Reserved | 4 | Function | NA | | PO/PD | 20 | VCC-10 |
| | | Reserved | 5 | | NA | | | | |
| | | PA_EINT9 | 6 | | I | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | SIM0_DET | 2 | | I | - | | | |
| E11 | PA10 | Reserved | 3 | Function7 | NA | z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | PA_EINT10 | 6 | | I | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 0 | - | | | |
| | | Output | 2 | | 0 | - | | | |
| | | TWI0_SCK | 3 | | 0 | - | | | |
| F11 | PA11 | DI_TX Reserved | 4 | Function7 | NA NA | - z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA NA | - | | | |
| | | PA_EINT11 | 6 | | I | - | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | TWI0_SDA | 2 | | 1/0 | 1 | | | |
| C13 | PA12 | DI_RX | 3 | Function7 | I | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | 1 | | | |
| | | Reserved | 5 | | NA | 1 | | | |
| | | PA_EINT12 | 6 | | 1 | 1 | | | |
| | | 1.7 | | 1 | <u> </u> | <u> </u> | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI1_CS | 2 | | 1/0 | | | | |
| E15 | PA13 | UART3_TX | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | 17123 | Reserved | 4 | · | NA | _ | | | 76616 |
| | | Reserved | 5 | | NA | - | | | |
| | | PA_EINT13 | 6 | | 1 | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | SPI1_CLK | 2 | | 1/0 | - | | | |
| G12 | PA14 | UART3_RX | 3 | Function7 | I NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved Reserved | 5 | | NA NA | - | | | |
| | | PA_EINT14 | 6 | | I | - | | | |
| | | IO Disable | 7 | | OFF | _ | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | • | | | |
| | | SPI1_MOSI | 2 | | 1/0 | - | | | |
| | | UART3_RTS | 3 | | 0 | | | | |
| F14 | PA15 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | PA_EINT15 | 6 | | I | X | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SPI1_MISO | 2 | | 1/0 | | | | |
| D15 | PA16 | UART3_CTS | 3 | Function 7 | | 1 | חווייי | 20 | VCC 10 |
| D15 | PAIO | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | PA_EINT16 | 6 | | 1 | | | | |
| | | IO Disable | 7 | X | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | OWA_OUT | 2 | | 0 | - | | | |
| C14 | PA17 | Reserved | 3 | Function7 | NA | | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | | | NA . | | | | |
| | | PA_EINT17 | 7 | | OFF | | | | |
| | | IO Disable Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | PCM0_SYNC | 2 | | 1/0 | - | | | |
| | | TWI1_SCK | 3 | | 1/0 | - | | | |
| B13 | PA18 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | - | | | |
| | | PA_EINT18 | 6 | | 1 | 1 | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | PCM0_CLK | 2 | | 1/0 | 1 | | | |
| D1/ | DA10 | TWI1_SDA | 3 | Eunction 7 | 1/0 |] , | DIT/DD | 20 | VCC IO |
| B14 | PA19 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA |] | | | |
| | | PA_EINT19 | 6 | | I | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| A13 | PA20 | PCM0_DOUT | 2 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | SIM0_VPPEN | 3 | | 0 | _ | | | |
| | | Reserved | 4 | | NA | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 5 | | NA | | | | |
| | | PA_EINT20 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | PCM0_DIN | 2 | | 1 | | | | |
| | | SIM0_VPPPP | 3 | - | 0 | = | | | |
| A14 | PA21 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | - | NA | - | | | |
| | | | + | - | I | - | | | |
| | | PA_EINT21 IO Disable | 7 | - | OFF | | | | |
| GPIOC | | 10 Disable | | | OFF | | | | |
| GPIOC | | In march | | <u> </u> | l , | 1 | 1 | | |
| | | Input | 0 | | | _ | | | |
| | | Output | 1 | - | 0 | _ | | | |
| | | NAND_WE | 2 | _ | 0 | | | | |
| C15 | PC0 | SPI0_MOSI | 3 | Function7 | 1/0 | - Z | PU/PD | 20 | VCC-PC |
| CIS | PCO | Reserved | 4 | Function/ | NA | 2 | 10/10 | 20 | VCC-FC |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | - | NA | | | | |
| | | IO Disable | 7 | - | OFF | 1 | | | |
| | | Input | 0 | | 1 | | | | |
| | | | | - | | | | | |
| | | Output | 1 | - | 0 | - (| | | |
| | | NAND_ALE | 2 | _ | 0 | | | | |
| C16 | PC1 | SPI0_MISO | 3 | Function7 | 1/0 | - Z | PU/PD | 20 | VCC-PC |
| 010 | . 52 | SDC2_DS | 4 | | 1 | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | NAND_CLE | 2 | | | _ | | | |
| | | | | Function7 | 0 | - | | | |
| B16 | PC2 | SPIO_CLK | 3 | | | z | PU/PD | 20 | VCC-PC |
| | | Reserved | 4 | | NA | _ | | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NAND_CE1 | 2 | | 0 | | | | |
| | | SPIO_CS | 3 | - | 1/0 | = | | | |
| B15 | PC3 | Reserved | 4 | Function7 | NA | PU | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | - | NA | | | | |
| | | | 6 | _ | NA NA | - | | | |
| | | Reserved | | - | | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | - | 1 | _ | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | NAND_CE0 | 2 | | 0 | | | | |
| F16 | PC4 | Reserved | 3 | Eunction 7 | NA | - PU | PU/PD | 20 | VCC-PC |
| F10 | PC4 | SPI0_MISO | 4 | Function7 | 1/0 | 7 PU | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | - | NA | 1 | | | |
| | | IO Disable | 7 | - | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | | | - | | - | | | |
| | | Output | 1 | - | 0 | 4 | | | |
| | | NAND_RE | 2 | - | 0 | - | | | |
| A17 | PC5 | SDC2_CLK | 3 | Function7 | 1/0 | - z | PU/PD | 20 | VCC-PC |
| • | | Reserved | 4 | | NA | | | | · ~ |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | 1 | OFF | 1 | | | |
| | | | 0 | | | | | | |
| E16 | PC6 | Input | 1 0 | Function7 | 1 | PU | PU/PD | 20 | VCC-PC |



| ### PACE 12 | Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|--|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| ### Management ### M | | | NAND_RB0 | 2 | | I | | | | |
| Marieson 5 | | | SDC2_CMD | 3 | | 1/0 | | | | |
| March | | | Reserved | 4 | | NA | _ | | | |
| 10 Bodde 7 10 Bodde 7 1 1 1 1 1 1 1 1 1 | | | Reserved | 5 | | NA | | | | |
| ALIO HERY HERY HERY HERY HERY HERY HERY HERY | | | Reserved | 6 | <u> </u> | NA | | | | |
| ALIJ | | | IO Disable | 7 | | OFF | | | | |
| Alla PEC Recenced: 4 Recenced: 2 Recenced: 4 Recenced: 5 Recenced: 4 Recenced: 5 Recenced: 6 Recenced: 5 Recenced: 6 Recence | | | Input | 0 | - | | | | | |
| AIR | | | | | _ | 0 | _ | | | |
| ME C2 | | | | | - | - | - | | | |
| Received 4 MA MA Received 5 MA MA Received 6 MA MA | A16 | PC7 | | | Function7 | | - PU | PU/PD | 20 | VCC-PC |
| Received 6 | | | | | - | | - | | | |
| 10 Outdoor | | | | | | | _ | | | |
| Right 0 0 0 0 0 0 0 0 0 | | | | | _ | | | | | |
| 938 | | | | | | | | | | |
| HIS | | | | | <u> </u> | | - | | | |
| 130 | | | | | - | | _ | | | |
| #193 PCS Reserved 4 Function NA 7 PU/PO 20 VCC PC | | | | + | - | | - | | | |
| Machine Mach | B18 | PC8 | | | Function7 | | Z | PU/PD | 20 | VCC-PC |
| Mathematical Reserved Figure Function | | | | | _ | | - | | | |
| 10 0 1939 7 10 0 1939 7 10 0 1 1 1 1 1 1 1 1 | | | | | _ | | | | | |
| PC1 PC2 PC3 PC3 PC4 PC5 | | | | | - | | | | | |
| PC의 | | | | | | | | 7 | | |
| NAND_DCS 2 2 2 2 2 4 2 4 4 4 | | | | | - | | Y \ | | | |
| PC1 | | | | | - | | | | | |
| C17 | | | | | Function7 | | | | | |
| Reserved 5 Reserved 6 Reserved 6 Reserved 6 Reserved 6 Reserved 7 | C17 | PC9 | | | - | | - Z | PU/PD | 20 | VCC-PC |
| Reserved Function 7 Funct | | | | | - | | | | | |
| Mount | | | Reserved | | | | | | | |
| Difference | | | IO Disable | | | | - | | | |
| D17 | | | Input | 0 | | b | | | | |
| PC10 | | | Output | 1 | | | - | | | |
| PC10 Reserved 4 | | | NAND_DQ2 | 2 | X | 1/0 | | | | |
| Reserved 5 | D17 | DC10 | SDC2_D2 | 3 | Eunstian 7 | 1/0 |] | DII/DD | 20 | VCC DC |
| Reserved 6 | DI7 | PCIO | Reserved | 4 | Pulletion | NA | | PO/PD | 20 | VCC-PC |
| Function | | | Reserved | 5 | | NA | _ | | | |
| Function | | | Reserved | 6 | | NA | | | | |
| C18 | | | IO Disable | | | OFF | | | | |
| NAND_DQ3 2 SDC_D3 3 Reserved 4 A Reserved 5 NA NA NA NA NA NA NA | | | Input | 0 | 1 | | | | | |
| C18 PC11 Function 7 Fun | | | | | _ | | _ | | | |
| PC12 Reserved 4 Function NA NA NA NA NA NA NA N | | | | | - | | - | | | |
| Reserved 4 Reserved 5 Reserved 6 Reserved 7 Reserved 1 Reserved 2 Reserved 4 Reserved 5 Reserved 6 Reserved 6 Reserved 6 Reserved 6 Reserved 6 Reserved 6 Reserved 7 Rese | C18 | PC11 | | | Function7 | | - Z | PU/PD | 20 | VCC-PC |
| Reserved 6 FA | | | | | - | | - | | | |
| No No No No No No No No | | | | | | | _ | | | |
| Input 0 0 0 0 0 0 0 0 0 | | | | | - | | _ | | | |
| B17 PC12 Function Functio | | | | | | | | | | |
| NAND_DQ4 2 2 3 7 7 7 7 7 7 7 7 7 | | | | | - | | _ | | | |
| B17 PC12 SDC2_D4 3 Reserved 4 Reserved 5 NA NA NA NA NA NA NA | | | | | - | | - | | | |
| PC12 Reserved 4 PU/PD 20 VCC-PC | | | | | - | | 1 | | | |
| Reserved 5 NA NA NA NA NA NA NA | B17 | PC12 | | | Function7 | | Z | PU/PD | 20 | VCC-PC |
| Reserved 6 10 Disable 7 7 7 7 7 7 7 7 7 | | | | | - | | _ | | | |
| Hand February Hand Han | | | | | - | | - | | | |
| PC13 Input 0 0 0 0 0 0 0 0 0 | | | | | - | | - | | | |
| PC13 Output 1 1 | | | | | | | | | | |
| NAND_DQ5 2 SDC2_D5 3 Function7 I/O NA PU/PD 20 VCC-PC VCC-PC NA NA NA NA NA PU/PD | | | | | † | | 1 | | | |
| SDC2_D5 3 Function7 I/O Z PU/PD 20 VCC-PC NA NA NA NA NA NA NA N | | | | | - | | | | | |
| PC13 Reserved 4 Function7 NA NA NA NA NA NA NA | | | _ | | † | | 1 | | | |
| Reserved 5 Reserved 6 NA NA | B19 | PC13 | | | Function7 | | Z | PU/PD | 20 | VCC-PC |
| Reserved 6 NA | | | | + | 1 | | 1 | | | |
| | | | | | 1 | | 1 | | | |
| | | | IO Disable | 7 | 1 | OFF | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | | | | |
| | | NAND_DQ6 | 2 | | 1/0 | | | | VCC-PC |
| E17 | DC14 | SDC2_D6 | 3 | Function 7 | 1/0 | 7 | ממ/וום | 20 | |
| F17 | PC14 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | NAND_DQ7 | 2 | | 1/0 | | | | |
| | | SDC2_D7 | 3 | | 1/0 | - | | | |
| C19 | PC15 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PC |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | | 1 | - | 0 | - | | | |
| | | Output | | | | - | | | |
| | | NAND_DQS | 2 | | 0 | | PU/PD | | |
| H16 | PC16 | SDC2_RST | 3 | Function7 | 0 | PD | | 20 | VCC-PC |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | - - - | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| G15 | VCC-PC | VCC-PC | NA | NA | Р | NA | NA | NA | NA |
| GPIOD | T | 1 | 1 | T | | | T | T | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | RGMII_RXD3/ | | | | | | | |
| | | MII_RXD3/ | 2 | | | | | | |
| C21 | PD0 | RMII_NULL | | Function7 | | Z | PU/PD | 20 | VCC-PD |
| 021 | 1 20 | DI_TX | 3 | Tulicuom/ | 0 | | 1 0/1 2 | 20 | |
| | | TS2_CLK | 4 | X | 1 | | | | |
| | | Reserved | 5 | | NA | | | | |
| | Rese | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | RGMII_RXD2/ | | | | | | | |
| | | MII_RXD2/ | 2 | | 1 | | | | |
| | | RMII_NULL | | | | _ | | | |
| H17 | PD1 | DI_RX | 3 | Function7 | I | Z | PU/PD | 20 | VCC-PD |
| | | TS2_ERR | 4 | | I | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | 1 | 0 | 1 | | | |
| | | RGMII_RXD1/ | | 1 | | 1 | | | |
| | | MII_RXD1/ | 2 | | 1 | | | | |
| | | RMII_RXD1 | | | | | | | |
| B20 | PD2 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | | | - | | - | | | |
| | | TS2_SYNC | 5 | 1 | NA NA | 1 | | | |
| | | Reserved | 6 | - | NA NA | - | | | |
| | | Reserved | | - | | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | RGMII_RXD0/ | | | | | | | |
| H18 PD3 | PD3 | MII_RXD0/ | 2 | Function7 | | Z | PU/PD | 20 | VCC-PD |
| H18 | רט א | | | | | | | | |
| H18 | PD3 | RMII_RXD0 | | | | | | | |
| H18 | FD3 | | 3 | | NA | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | RGMII_RXCK/ | | | | | | | |
| | | MII_RXCK/ | 2 | | 1 | | | | |
| | 554 | RMII_NULL | | | | | 211/22 | | V66 PD |
| A20 | PD4 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | TS2_D0 | 4 | | 1 | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | RGMII_RXCTL/ | | | | | | | |
| | | MII_RXDV/ | 2 | | 1 | | | | |
| | | RMII_CRS_DV | | | | | | | |
| F19 | PD5 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | TS2_D1 | 4 | | ı | ` | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | ı | V | | | |
| | | Output | 1 | | 0 | | | | |
| | | RGMII_NULL/ | | | | | | | |
| | | MII_RXERR/ | 2 | | | | | | |
| | | RMII_RXER | | | | | | | |
| B21 | PD6 | Reserved | 3 | Function7 | NA | Ż | PU/PD | 20 | VCC-PD |
| | | TS2_D2 | 4 | | | 1 | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | RGMII_TXD3/ | | | | - | | | |
| | | MII_TXD3/ | 2 | | 0 | | | | |
| | | RMII_NULL | | | | | | | |
| E18 | PD7 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | | TS2_D3 | 4 | | 1 | - | | | |
| | | TS3_CLK | 5 | | 1 | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | 1 | 0 | 1 | | | |
| | | RGMII_TXD2/ | - | - | | 1 | | | |
| | | MII_TXD2/ | 2 | | 0 | | | | |
| | | RMII_NULL | | | | | | | |
| E20 | PD8 | Reserved | 3 | Function7 | NA | z | PU/PD | 20 | VCC-PD |
| | | TS2_D4 | 4 | 1 | 1 | - | | | |
| | | TS3_ERR | 5 | 1 | ' | 1 | | | |
| | | Reserved | 6 | - | NA | 1 | | | |
| | | IO Disable | 7 | - | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | - | 0 | - | | | |
| | | RGMII_TXD1/ | _ | 1 | | - | | | |
| | | MII_TXD1/ | 2 | | 0 | | | | |
| | | RMII_TXD1/ | _ | | | | | | |
| F21 | PD9 | Reserved | 3 | Function7 | NA | z | PU/PD | 20 | VCC-PD |
| | | TS2_D5 | 4 | 1 | I | - | | | |
| | | | 5 | 1 | i | - | | | |
| | | TS3_SYNC Reserved | 6 | 1 | NA NA | - | | | |
| | | | | - | - | - | | | |
| | | IO Disable | 7 | | OFF | | | | |



| Reserved 3 | Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|--|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| #10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | Input | 0 | | I | | | | |
| ## 100 | | | Output | 1 | | 0 | | | | |
| ### 1801 1 | | | RGMII_TXD0/ | | | | | | | VCC 2D |
| Marchest | | | MII_TXD0/ | 2 | | 0 | | | | |
| 100 | ш10 | DD10 | RMII_TXD0 | | Eunction 7 | | | DLI/DD | 20 | |
| 100 | H19 PD10 | PD10 | Reserved | 3 | Function/ | NA | | PO/PD | 20 | VCC-PD |
| Foot | | | TS2_D6 | 4 | | I | | | | |
| 190 | | | TS3_DVLD | 5 | | 1 | | | | |
| 1 1 1 1 1 1 1 1 1 1 | | | Reserved | 6 | | NA | | | | |
| Polity | | | IO Disable | 7 | | OFF | | | | |
| FOLI | | | Input | 0 | | 1 | | | | |
| Mil CR2 Part Mil CR2 Part P | | | Output | 1 | | 0 | | | | |
| Manu, Mul. | | | | | | | | | | |
| PD12 Reserved 3 Poches | | | MII_CRS/ | 2 | | 1 | | | | |
| Mathematical Mat | F20 | PD11 | | | Function7 | | - 7 | PU/PD | 20 | VCC-PD |
| TS 0.0 S Neserved S Neserv | . = 0 | | Reserved | 3 | | NA | _ | . 67. 2 | | |
| Reserved 1 | | | | 1 | | 1 | | | | |
| 10 10 10 10 10 10 10 10 | | | TS3_D0 | 1 | | I | | | | |
| Mount | | | | + | | - | | | | |
| Duput 1 1 1 1 1 1 1 1 1 | | | _ | + | | OFF | | | | |
| Fire | | | | 0 | | | | | | |
| 변경 | | | | 1 | | 0 | | | | |
| Policy P | | | | | Function7 | | ×/, | | | |
| Main | | | | 2 | | 1/0 | | | | |
| Mail | E19 | PD12 | | | | | z | PU/PD | 20 | VCC-PD |
| Reserved S Rese | | | | | | | | , | | |
| Reserved Final Reserved Final Reserved Final Fin | | | | + | | | | | | |
| No Disable 7 | | | | | | | | | | |
| Input | | | | | | | _ | | | |
| Main | | | + | + | | OFF | | | | |
| RSMI_TXEN PD13 | | | | + | | | _ | | | |
| MI TXEN 2 | | | | 1 | | 0 | | | | |
| RATE PD13 | | | | | X | | | | | |
| Reserved 3 | | | | 2 | Function7 | 1/0 | | | | VCC-PD |
| SIM1_CLX | K17 | PD13 | | | | | - z | PU/PD | 20 | |
| Reserved 5 | | | | | | | _ | | | |
| Reserved Function | | | | | | | | | | |
| IO Disable 7 | | | | | | | | | | |
| Input 0 0 0 0 0 0 0 0 0 | | | | | | | | | | |
| Dutput 1 1 1 2 2 3 4 4 4 4 4 4 4 4 4 | | | | | | | | | | |
| RGMII_NULL | | | | | | | | | | |
| Na | | | | 1 | | | | | | |
| Ma Mileral Ma Ma Ma Ma Ma Ma Ma | | | | 2 | | 0 | | | | |
| L17 P014 Reserved 3 SIM1_DATA 4 Reserved 5 Reserved 6 IO Disable 7 Output 1 Reserved 3 Reserved 3 SIM1_CCU/ Reserved 3 SIM1_CN/ MII_CCU/ Reserved 3 SIM1_RST 4 Reserved 6 NA P016 Reserved 3 ID Disable 7 ID DISABL | | | | | | | | | | |
| SIM1_DATA 4 | L17 | PD14 | | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| Reserved 5 NA NA NA NA NA NA NA | | | | 1 | | | 1 | | | |
| Reserved 6 | | | | | | - | 1 | | | |
| No Disable F | | | | + | | | 1 | | | |
| Input 0 0 0 0 0 0 0 0 0 | | | | | | | | | | |
| NA PD15 Function7 Func | | | + | . | | I | | | | |
| RGMII_CLKIN/ MII_COL/ 2 | | | | 1 | | 0 | 1 | | | |
| K18 PD15 Reserved 3 SIM1_RST 4 C Reserved 5 S Function7 T C Function7 T Fu | | | | | | | 1 | | | |
| K18 PD15 RMII_NULL Reserved 3 Function7 NA NA PU/PD 20 VCC-PD VCC-PD Reserved 5 NA NA< | | | | 2 | | 1 | | | | |
| Reserved 3 Function7 NA O O O O O O O O O | | | | | | | | | | |
| SIM1_RST 4 | K18 | PD15 | | 3 | Function7 | NA | 7 Z | PU/PD | 20 | VCC-PD |
| Reserved 5 NA NA NA NA NA NA NA | | | | + | | | 1 | | | |
| Reserved 6 NA OFF OFF OFF OUtput 1 Function7 O Z PU/PD 20 VCC-PD | | | | 5 | | NA | 1 | | | |
| Input 0 | | | Reserved | | | NA | | | | |
| L18 PD16 Output 1 Function7 O Z PU/PD 20 VCC-PD | | | IO Disable | 7 | | OFF | 1 | | | |
| | | | Input | 0 | | 1_ | | | | |
| MDC 2 | L18 | PD16 | Output | 1 | Function7 | 0 | z | PU/PD | 20 | VCC-PD |
| | | | MDC | 2 | | 0 | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 3 | | NA | | | | |
| | | SIM1_DET | 4 | | 1 | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | MDIO | 2 | | 1/0 | | | | |
| L19 | PD17 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PD |
| | . 517 | Reserved | 4 | | NA | _ | . 67. 2 | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| J15 | VCC-PD | VCC-PD | NA | NA | Р | NA | NA | NA | NA |
| GPIOE | | | | | | | | T | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | CSI_PCLK | 2 | | ı | | | | |
| B10 | PE0 | TSO_CLK | 3 | Function7 | I | Z | PU/PD | 20 | VCC-IO |
| | - 20 | Reserved | 4 | | NA | | | | 100.10 |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | X | | | |
| | | Output | 1 | | 0 | | | | |
| | | CSI_MCLK | 2 | | 0 | | | | |
| A10 | PE1 | TSO_ERR | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | | , | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | / I | - | | | |
| | | Output | 1 | X | 0 | - | | | |
| | | CSI_HSYNC | 2 | | I | - | | | |
| B11 | PE2 | TS0_SYNC | 3 | Function7 | I | - z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | CSI_VSYNC | 2 | | ı | - | | | |
| C10 | PE3 | TS0_DVLD | 3 | Function7 | NA | - z | PU/PD | 20 | VCC-IO |
| | | Reserved Reserved | 4 | | NA NA | - | | | |
| | | Reserved | 6 | | NA NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | CSI_D0 | 2 | | 1 | - | | | |
| | | TS0_D0 | 3 | | | 1 | | | |
| C9 | PE4 | Reserved | 4 | Function7 | NA | z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | CSI_D1 | 2 | | 1 | 1 | | | |
| E10 | PE5 | TS0_D1 | 3 | Function7 | I | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA NA | † | | | - |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | l | 1 | 1 | <u> </u> | L | İ | <u>I</u> | l | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Туре ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | CSI_D2 | 2 | | I | | | | |
| D10 | PE6 | TS0_D2 | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |
| | 1 20 | Reserved | 4 | - Tunction? | NA | | 1 0/1 2 | 20 | VCC 10 |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 1 | | 0 | - | | | |
| | | CSI_D3 | 3 | | I | - | | | |
| C8 | PE7 | TS0_D3 TS1_CLK | 4 | Function7 | 1 | - z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | | | | |
| | | CSI_D4 | 2 | | 1 | 1 | | | |
| | | TS0_D4 | 3 | | I | | | | |
| C11 | PE8 | TS1_ERR | 4 | Function7 | I | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | X | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | CSI_D5 | 2 | | | | | | |
| C12 | PE9 | TSO_D5 | 3 | Function7 | | Z | PU/PD | 20 | VCC-IO |
| | | TS1_SYNC | 4 | | | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA OFF | - | | | |
| | | IO Disable | 7 | | I | | | | |
| | | Input Output | 1 | | 0 | - | | | |
| | | CSI_D6 | 2 | | ı | - | | | |
| | | TS0_D6 | 3 | | 1 | 1 | | | |
| E8 | PE10 | TS1_DVLD | 4 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | CSI_D7 | 2 | | 1 | | | | |
| A11 | PE11 | TS0_D7 | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO |
| | | TS1_D0 | 4 | | I | _ | | | |
| | | Reserved | 5 | | NA | 1 | | | |
| | | Reserved | 6 | | NA | - | | | |
| | | IO Disable | 7 | | OFF . | | | | |
| | | Input | 0 | | 1 | - | | | |
| | | Output | 2 | | O I/O | - | | | |
| | | CSI_SCK TWI2_SCK | 3 | | 1/0 | 1 | | | |
| B12 | PE12 | Reserved | 4 | Function7 | NA | z | PU/PD | 20 | VCC-IO |
| | | Reserved | 5 | | NA | - | | | |
| | | Reserved | 6 | | NA | 1 | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| C7 | PE13 | CSI_SDA | 2 | Function7 | 1/0 | z Z | PU/PD | 20 | VCC-IO |
| | | TWI2_SDA | 3 | | 1/0 | 1 | | | |
| | | Reserved | 4 | | NA | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|-----------------------------|
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | _ | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | - | 0 |] | | | |
| | | Reserved | 2 | | NA | | | | |
| | | SIM1_VPPEN | 3 | Function7 | 0 | 1 | | | |
| C6 | PE14 | Reserved | 4 | | NA | Z | PU/PD | 20 | VCC-IO |
| | | | | _ | - | - | | | |
| | | Reserved | 5 | | NA | _ | | | |
| | | Reserved | 6 | ⊣ | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | Reserved | 2 | - | NA | | | | |
| | | SIM1_VPPPP | 3 | - | 0 | 1 | | | |
| C5 | PE15 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | | | _ | - | _ | | | |
| | | Reserved | 5 | - | NA | _ | | | |
| | | Reserved | 6 | | NA | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| GPIOF | | | | | | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | 1 | 0 | | | | |
| | | | 2 | _ | 1/0 | | | | |
| | | SDC0_D1 | | _ | | | | | |
| D19 PF0 | JTAG_MS | 3 | Function7 | 1 | Z | PU/PD | 20 | VCC-IO | |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PF_EINTO | 6 | | I | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | | | | | |
| | | Output | 1 | | 0 | - | | | |
| | | | + | | | - | | | |
| | | SDC0_D0 | 2 | | I/O | _ | | | |
| A19 | PF1 | JTAG_DI | 3 | Function7 | / 1 | z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PF_EINT1 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | | 2 | | 0 | _ | | | |
| | | SDC0_CLK | | - | - | _ | | | |
| D20 | PF2 | UARTO_TX | 3 | Function7 | 0 | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PF_EINT2 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | ı | | | | |
| | | Output | 1 | 1 | 0 | 1 | | | |
| | | SDC0_CMD | 2 | 1 | 1/0 | 1 | | | |
| | | | + | - | | 1 | | | |
| F18 | PF3 | JTAG_DO | 3 | Function7 | 0 | - z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | _ | NA | _ | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PF_EINT3 | 6 |] | 1 |] | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | 1 | 0 | 1 | | | |
| | | SDC0_D3 | 2 | † | 1/0 | 1 | | | |
| | | | + | - | | - | | | |
| E21 | PF4 | UARTO_RX | 3 | Function7 | I | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA |] | PU/PD | | |
| | | Reserved | 5 |] | NA | | | | |
| | | PF_EINT4 | 6 | | 1 | | | | |
| | | IO Disable | 7 | 1 | OFF | 1 | | | |
| | + | | 0 | | 1 | | | | |
| | | Input | 1 0 | | | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Туре ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | SDC0_D2 | 2 | | 1/0 | | | | |
| | | JTAG_CK | 3 | | I | | | | |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PF_EINT5 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | Reserved | 2 | | NA | | | | |
| G18 | PF6 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-IO |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PF_EINT6 | 7 | | I OFF | | | | |
| GPIOG | | IO Disable | / | | OFF | | | | |
| GPIOG | | Input | 0 | | | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC1_CLK | 2 | | 0 | | | | |
| | | Reserved | 3 | | NA | | | | |
| J3 | PG0 | Reserved | 4 | Function7 | NA | z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA | | | | |
| | | PG_EINTO | 6 | | 1 | • (/ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | X | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC1_CMD | 2 | | 1/0 | | | | |
| | | Reserved | 3 | | NA | | | | |
| L2 | PG1 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA | | | | |
| | | PG_EINT1 | 6 | | | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | X | 0 | | | | |
| | | SDC1_D0 | 2 | | 1/0 | | | | |
| H4 | PG2 | Reserved | 3 | Function7 | NA | Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PG_EINT2 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC1_D1 | 3 | | I/O | - | | | |
| F3 | PG3 | Reserved Reserved | 4 | Function7 | NA NA | z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA NA | - | | | |
| | | PG_EINT3 | 6 | | I | | | | |
| | | IO Disable | 7 | | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | SDC1_D2 | 2 | | 1/0 | 1 | | | |
| | | Reserved | 3 | | NA | 1 | | | |
| C2 | PG4 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA |] | | | |
| | | PG_EINT4 | 6 | | ı | 1 | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | SDC1_D3 | 2 | | 1/0 | | | | |
| C1 | PG5 | Reserved | 3 | Function7 | NA | z | PU/PD | 20 | VCC-PG |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | | | | |
| | | PG_EINT5 | 6 | | I | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | UART1_TX | 2 | | 0 | _ | | | |
| G4 | PG6 | Reserved | 3 | Function7 | NA | - z | PU/PD | 20 | VCC-PG |
| | | Reserved | 4 | | NA | _ | | | |
| | | Reserved | 5 | | NA | - - | | | |
| | | PG_EINT6 | 6 | | 1 | - | | | |
| | | IO Disable | 7 | | OFF . | | | | |
| | | Input | 0 | | 0 | - | | | |
| | | Output UART1_RX | 2 | | 1 | - | | | |
| | | Reserved | 3 | | NA | _ | | | |
| D3 | PG7 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA | _ | | | |
| | | PG_EINT7 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| | | UART1_RTS | 2 | | 0 | 1 | | | |
| 63 | 200 | Reserved | 3 | | NA | _ | 211/22 | 20 | V66 B6 |
| C3 | PG8 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA | | | | |
| | | PG_EINT8 | 6 | | 1 | X | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | UART1_CTS | 2 | | | | | | |
| E3 | PG9 | Reserved | 3 | Function7 | NA | - Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 4 | | NA | | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | PG_EINT9 IO Disable | 7 | | OFF | - | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | _ | | | |
| | | PCM1_SYNC | 2 | | 1/0 | - | | | |
| | | Reserved | 3 | | NA | - | | | |
| M3 | PG10 | Reserved | 4 | Function7 | NA | Z | PU/PD 20 | 20 | VCC-PG |
| | | Reserved | 5 | | NA | | | | |
| | | PG_EINT10 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | PCM1_CLK | 2 | | 1/0 | 1 | | | |
| D2 | PG11 | Reserved | 3 | Function7 | NA | - Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 4 | | NA | 4 | | | |
| | | Reserved | 5 | | NA | 4 | | | |
| | | PG_EINT11 | 6 | | I | - | | | |
| | | IO Disable Input | 7 | | OFF | | | | |
| | | Output | 1 | | 0 | 1 | | | |
| | | PCM1_DOUT | 2 | | 0 | - | | | |
| | | Reserved | 3 | | NA | 1 | | | |
| D1 | PG12 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-PG |
| | | Reserved | 5 | | NA | 1 | | | |
| | | PG_EINT12 | 6 | | 1 | 1 | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | | 0 | | | | |
| B1 | PG13 | PCM1_DIN | 2 | Function7 | ı | z | PU/PD | 20 | VCC-PG |
| | | Reserved | 3 | | NA | | | | |
| | | Reserved | 4 | | NA | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| | | Reserved | 5 | | NA | | | | |
| | | PG_EINT13 | 6 | | I | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| H7 | VCC-PG | VCC-PG | NA | NA | Р | NA | NA | NA | NA |
| GPIO L | T | T | T | T | 1 | T | T | Γ | Γ |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | S_TWI_SCK | 2 | | 1/0 | | | | |
| N1 | PL0 | Reserved | 3 | Function7 | NA | - PU | PU/PD | 20 | VCC-RTC |
| | | Reserved | 4 | _ | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | S_PL_EINTO | 6 | | 1 | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | _ | | | |
| | | Output | 1 | - | 0 | _ | | | |
| | | S_TWI_SDA | 2 | | 1/0 | _ | | | |
| M1 | PL1 | Reserved Reserved | 3 | Function7 | NA NA | - PU | PU/PD | 20 | VCC-RTC |
| | | Reserved | 5 | - | NA NA | | | | |
| | | S_PL_EINT1 | 6 | | ı | - | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | S_UART_TX | 2 | | 0 | Y \ | | | |
| | | Reserved | 3 | | NA | | | | |
| P2 | PL2 | Reserved | 4 | Function7 | NA | Z | PU/PD | 20 | VCC-RTC |
| | | Reserved | 5 | | NA | | | | |
| | | S_PL_EINT2 | 6 | | | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| _ | | Input | 0 | | | | | | |
| | | Output | 1 | | 0 | | | | |
| | | S_UART_RX | 2 | | l i | - | | | |
| D1 | DI 2 | Reserved | 3 | Function7 | NA | - Z | DIT /DD | 20 | VCC-RTC |
| R1 | PL3 | Reserved | 4 | | NA | | PU/PD | 20 | Vec-kite |
| | | Reserved | 5 | | NA | | | | |
| | | S_PL_EINT3 | 6 | | 1 | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | | 1 | | | | |
| | | Output | 1 | | 0 | | | | |
| | | S_JTAG_MS | 2 | | 1 | _ | | | |
| N2 | PL4 | Reserved | 3 | Function7 | NA | - Z | PU/PD | 20 | VCC-RTC |
| | | Reserved | 4 | | NA | - | | | |
| | | Reserved | 5 | | NA | - | | | |
| | | S_PL_EINT4 | 6 | | 1 | _ | | | |
| | | IO Disable | 7 | | OFF | | | | |
| | | Input | 0 | - | 0 | - | | | |
| | | Output | 2 | - | ı | - | | | |
| | | S_JTAG_CK Reserved | 3 | - | NA | 1 | | | |
| R2 | PL5 | Reserved | 4 | Function7 | NA | - z | PU/PD | 20 | VCC-RTC |
| | | Reserved | 5 | 1 | NA | - | | | |
| | | S_PL_EINT5 | 6 | 1 | 1 | 1 | | | |
| | | IO Disable | 7 | 1 | OFF | 1 | | | |
| | | Input | 0 | | I | | | | |
| | | Output | 1 | 1 | 0 | 1 | | | |
| | | S_JTAG_DO | 2 | 1 | 0 | 1 | | | |
| T4 | DI C | Reserved | 3 | Function 7 | NA | | DIT/DD | 20 | VCC DTC |
| T4 | PL6 | Reserved | 4 | Function7 | NA | - Z | PU/PD | 20 | VCC-RTC |
| | | Reserved | 5 | | NA | | | | |
| | | S_PL_EINT6 | 6 | | I | | | | |
| | | IO Disable | 7 | | OFF | | | | |
| T3 | PL7 | Input | 0 | Function7 | I | Z | PU/PD | 20 | VCC-RTC |



| Columbia Columbia | Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Bower Supply (10) |
|---|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|-------------------|
| 1 1 1 1 1 1 1 1 1 1 | Dali ll | riii Naiile | | | ball Reset Rei. Fullction | | Dali Neset State | Pull Op/Down | buller strength (IIIA) | rower supply |
| Barward | | | | | | 0 | <u> </u> | | | |
| Marches M | | | | 1 | | NA. | - | | | |
| 14 | | | | | | | - | | | |
| 1 전 | | | - | | | | - | | | |
| 10 0mble 7 mm 10 0mble 7 mm 1 | | | - | | | NA | - | | | |
| 12 | | | | | | I | - | | | |
| Page 14 (1997) ORD (1997) NA | | | | | | OFF | | | | |
| 12 | | | Input | 0 | | 1 | - | | | |
| PLA Reserved 4 AMA NA 2 PUPO 20 MA VCC-NTC AMA SPLENTS 6 1 | | | Output | 1 | | 0 | - | | | |
| 12 | | | Reserved | 2 | | NA | | | | |
| Modes February | т2 | DIO | Reserved | 3 | Function 7 | NA | _ | ממ/מח | 20 | VCC PTC |
| 1 | 12 | FLO | Reserved | 4 | Function/ | NA | | F0/FD | 20 | VCC-RTC |
| 1 전 | | | Reserved | 5 | | NA | | | | |
| Mofified | | | S_PL_EINT8 | 6 | | I | 1 | | | |
| NA N | | | IO Disable | 7 | | OFF | 1 | | | |
| NA N | | | Input | 0 | | I | | | | |
| Households 19 1 Households | | | - | 1 | | 0 | 1 | | | |
| Homeian Harmania (| | | | 1 | | | - | | | |
| Month | | | | | | | | | | |
| Path | M6 | PL9 | | | Function7 | | z | PU/PD | 20 | VCC-RTC |
| No. Political | | | | | | | | | | |
| 1 | | | - | | | NA . | | | | |
| No. Pub | | | | | | I | | | | |
| NA N | | | | | | OFF | | | | |
| Pula Pula Pula Pula Pula Pula Pula Pula | | | Input | 0 | | 1 | | | | |
| Purpher Purpher Reserved 3 3 3 3 3 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 | | | Output | 1 | | 0 | | | | |
| PLIO Reserved 4 Purcisor Reserved 5 Reserved 5 Reserved 5 Reserved 5 Reserved 5 Reserved 5 Reserved 7 Reserved 7 Reserved 5 | | | S_PWM | 2 | | 0 | | | | |
| Responder Facebook Faceboo | V2 | DI 10 | Reserved | 3 | Eunction 7 | NA | 7 | DLI/DD | 20 | VCC BTC |
| 1 | VZ | PLIO | Reserved | 4 | Function/ | NA | 2 | PO/PD | 20 | VCC-RTC |
| 1 | | | Reserved | 5 | | NA | | | | |
| Pumpor | | | S_PL_EINT10 | 6 | | | | | | |
| Pumpor | | | IO Disable | 7 | | OFF | 1 | | | |
| Purplement of the purple | | | Input | 0 | | ı | | | | |
| 1 | | | | | | 0 | - | | | |
| V2 PL11 MERICAN PRINTED RESERVED A PROPERTY OF THE PR | | | | | | 1 | - | | | |
| Part | | | | | | NA | - | | | |
| Part | U2 | PL11 | - | | Function7 | | Z | PU/PD | 20 | VCC-RTC |
| | | | | | | | 1 | | | |
| | | | - | | | INA | - | | | |
| System Companies C | | | | | | 1 | 1 | | | |
| AA6 | | <u> </u> | IO Disable | | | OFF | | | | |
| V6 RESET RESET NA NA NA I/O Z PU/PD NA VCC-RCC T5 TEST TEST NA NA NA I PD PU/PD NA VCC-RCC W6 UBOOT UBOOT NA NA NA I PU PU/PD NA VCC-RCC A1 JTAG-SELO JTAG-SELO NA NA NA I PU PU/PD NA VCC-RCC B2 JTAG-SELO NA NA NA I PU PU/PD NA VCC-RCC B2 JTAG-SELO NA NA NA I PU PU/PD NA NA VCC-RCC B2 JTAG-SELO NA | | | | | | 1 | | | | |
| T5 TEST TEST NA NA NA I PD PU/PD NA VCC-RC W6 UBOOT UBOOT NA NA NA I PU PU/PD NA VCC-RC A1 JTAG-SELO JTAG-SELO NA NA NA I PU PU/PD NA VCC-RC B2 JTAG-SELO JTAG-SELO NA NA NA I PU PU/PD NA VCC-RC ABC JTAG-SELO JTAG-SELO NA NA I PU PU/PD NA VCC-RC ABC JTAG-SELO NA NA NA I PU PU/PD NA NA VCC-RC ABC JTAG-SELO NA < | | | ļ | | | 1 | | | | |
| W66 UBOOT UBOOT NA NA NA I PU PU/PD NA VCC-RC A1 JTAG-SELO JTAG-SELO NA NA NA I PU PU/PD NA VCC-ION B2 JTAG-SELO JTAG-SELO NA NA NA I PU PU/PD NA VCC-ION ABC JTAG-SELO NA NA NA I PU PU/PD NA VCC-ION ABC JTAG-SELO NA NA NA NA NA NA VCC-ION ABC KEYADC NA NA </td <td></td> <td></td> <td>ļ</td> <td></td> <td></td> <td>1/0</td> <td></td> <td></td> <td></td> <td></td> | | | ļ | | | 1/0 | | | | |
| A1 JTAG-SELO JTAG-SELO NA NA NA I PU PU/PD NA VCC-IO B2 JTAG-SEL1 JTAG-SEL1 NA NA NA I PU PU/PD NA VCC-IO ADC ASSA KEYADC KEYADC NA NA AI NA NA NA AVCC TV-OUT ASSA KEYADC NA NA AO NA NA NA AVCC TV-OUT VOUT NA NA AO NA NA <t< td=""><td></td><td>+</td><td> </td><td></td><td></td><td> </td><td></td><td></td><td></td><td></td></t<> | | + | | | | | | | | |
| B2 JTAG-SEL1 JTAG-SEL1 NA NA NA I PU PU/PD NA VCC-10 ADC AA5 KEYADC KEYADC NA NA AI NA NA NA AVC-10 TV-OUT VOUT NA V33-TV V33-TV NA NA <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> | | | | | | 1 | | | | |
| ADC A35 KEYADC KEYADC NA NA AI NA NA NA AVCC TV-OUT VOUT NA NA AO NA | A1 | JTAG-SEL0 | JTAG-SEL0 | NA | NA | 1 | PU | PU/PD | NA | VCC-IO |
| AA5 KEYADC KEYADC NA NA AI NA NA NA AVC TV-OUT F10 TVOUT TVOUT NA | B2 | JTAG-SEL1 | JTAG-SEL1 | NA | NA | | PU | PU/PD | NA | VCC-IO |
| TV-OUT TVOUT NA NA AO NA NA NA V33-TV 69 V33-TV V33-TV NA PHY-VCC NA NA NA PHY-VCC NA NA NA NA PHY-VCC NA | ADC | | | | | | | | | |
| F10 TVOUT TVOUT NA NA AO NA NA NA V33-TV G9 V33-TV V33-TV NA NA P NA NA NA NA EPHY EPHY A2 EPHY-LINK-LED EPHY-SPD-LED NA NA O NA NA NA EPHY-VCC F6 EPHY-SPD-LED EPHY-RTX NA NA AI NA NA NA EPHY-VCC A4 EPHY-RTX EPHY-RXN NA NA AI/O NA NA NA EPHY-VCC B4 EPHY-RXP EPHY-RXP NA NA AI/O NA NA NA EPHY-VCC A3 EPHY-TXP EPHY-TXP NA NA AI/O NA NA NA EPHY-VCC B3 EPHY-VCC EPHY-VCC NA NA NA NA NA NA EPHY-VCC G7 E | AA5 | KEYADC | KEYADC | NA | NA | Al | NA | NA | NA | AVCC |
| G9 V33-TV V33-TV NA NA P NA NA NA NA EPHY A2 EPHY-LINK-LED EPHY-LINK-LED NA NA O NA NA NA EPHY-VCC F7 EPHY-SPD-LED EPHY-SPD-LED NA NA NA O NA NA NA EPHY-VCC F6 EPHY-RXN EPHY-RXN NA NA AI/O NA NA NA EPHY-VCC A4 EPHY-RXN EPHY-RXN NA NA AI/O NA NA NA EPHY-VCC B4 EPHY-TXN EPHY-TXN NA NA AI/O NA NA NA EPHY-VCC B3 EPHY-TXP EPHY-TXP NA NA AI/O NA NA NA EPHY-VCC G7 EPHY-VCC EPHY-VCC NA NA P NA NA NA NA B4 EPHY-VCC EP | TV-OUT | | | | | | | | | |
| EPHY A2 EPHY-LINK-LED EPHY-LINK-LED NA NA O NA NA NA EPHY-VCC F7 EPHY-SPD-LED EPHY-SPD-LED NA NA O NA NA NA EPHY-VCC F6 EPHY-RX EPHY-RX NA NA NA NA NA NA EPHY-VCC A4 EPHY-RXN EPHY-RXN NA NA NA A I/O NA NA NA EPHY-VCC B4 EPHY-RXP EPHY-RXP NA NA NA A I/O NA NA NA EPHY-VCC B3 EPHY-TXP EPHY-TXP NA NA NA A I/O NA NA NA EPHY-VCC G7 EPHY-VCC EPHY-VCC NA NA NA P NA NA NA NA F8 EPHY-VDD EPHY-VDD NA NA P NA NA NA NA <td>F10</td> <td>TVOUT</td> <td>TVOUT</td> <td>NA</td> <td>NA</td> <td>AO</td> <td>NA</td> <td>NA</td> <td>NA</td> <td>V33-TV</td> | F10 | TVOUT | TVOUT | NA | NA | AO | NA | NA | NA | V33-TV |
| EPHY A2 EPHY-LINK-LED EPHY-LINK-LED NA NA O NA NA NA EPHY-VCC F7 EPHY-SPD-LED EPHY-SPD-LED NA NA O NA NA NA EPHY-VCC F6 EPHY-RX EPHY-RX NA NA NA NA NA NA EPHY-VCC A4 EPHY-RXN EPHY-RXN NA NA NA A I/O NA NA NA EPHY-VCC B4 EPHY-RXP EPHY-RXP NA NA NA A I/O NA NA NA EPHY-VCC B3 EPHY-TXP EPHY-TXP NA NA NA A I/O NA NA NA EPHY-VCC G7 EPHY-VCC EPHY-VCC NA NA NA P NA NA NA NA F8 EPHY-VDD EPHY-VDD NA NA P NA NA NA NA <td>G9</td> <td>V33-TV</td> <td>V33-TV</td> <td>NA</td> <td>NA</td> <td></td> <td>NA</td> <td>NA</td> <td>NA</td> <td>NA</td> | G9 | V33-TV | V33-TV | NA | NA | | NA | NA | NA | NA |
| A2 EPHY-LINK-LED EPHY-LINK-LED NA NA O NA NA NA EPHY-VCC F7 EPHY-SPD-LED EPHY-SPD-LED NA NA O NA NA NA EPHY-VCC F6 EPHY-RTX EPHY-RTX NA NA AI NA NA NA EPHY-VCC A4 EPHY-RXN EPHY-RXN NA NA NA AI/O NA NA NA EPHY-VCC B4 EPHY-RXP EPHY-RXP NA NA NA AI/O NA NA NA EPHY-VCC A3 EPHY-TXN EPHY-TXN NA NA AI/O NA NA NA EPHY-VCC B3 EPHY-TXP EPHY-TXP NA NA AI/O NA NA NA EPHY-VCC G7 EPHY-VCC EPHY-VCC NA NA NA P NA NA NA NA F8 EPHY-VDD EPHY | | | • | | • | 1 | | • | | |
| F7 EPHY-SPD-LED EPHY-SPD-LED NA NA O NA NA NA EPHY-VCC F6 EPHY-RTX EPHY-RTX NA NA AI NA NA NA EPHY-VCC A4 EPHY-RXN EPHY-RXN NA NA NA NA NA NA EPHY-VCC B4 EPHY-RXP EPHY-RXP NA NA NA AI/O NA NA NA EPHY-VCC A3 EPHY-TXN EPHY-TXN NA NA NA AI/O NA NA NA EPHY-VCC B3 EPHY-TXP EPHY-TXP NA NA AI/O NA NA NA EPHY-VCC G7 EPHY-VCC EPHY-VCC NA NA NA P NA NA NA NA F8 EPHY-VDD EPHY-VDD NA NA P NA NA NA NA | | EPHY-LINK-LED | EPHY-LINK-LED | NA | NA | 0 | NA | NA | NA | EPHY-VCC |
| F6 EPHY-RTX EPHY-RTX NA NA AI NA NA NA EPHY-VCC A4 EPHY-RXN EPHY-RXN NA NA NA NA NA NA EPHY-VCC BHY-VCC BHY-RXP NA NA NA NA NA NA EPHY-VCC AI/O NA NA NA EPHY-VCC BHY-VCC NA NA <td< td=""><td></td><td>+</td><td>ļ</td><td></td><td></td><td></td><td></td><td></td><td></td><td>EPHY-VCC</td></td<> | | + | ļ | | | | | | | EPHY-VCC |
| A4 EPHY-RXN EPHY-RXN NA NA NA NA NA EPHY-VCC B4 EPHY-RXP EPHY-RXP NA NA NA NA NA NA NA NA EPHY-VCC NA NA NA NA NA EPHY-VCC EPHY-VCC NA | | | | | | | | | | |
| B4 EPHY-RXP EPHY-RXP NA NA NA NA NA NA EPHY-VCC A3 EPHY-TXN EPHY-TXN NA NA NA NA NA NA NA EPHY-VCC NA NA NA NA NA NA EPHY-VCC NA | | | | | | | | | | |
| A3 EPHY-TXN EPHY-TXN NA NA NA NA EPHY-VCC B3 EPHY-TXP EPHY-TXP NA NA NA NA NA NA EPHY-VCC G7 EPHY-VCC EPHY-VCC NA NA P NA NA NA NA F8 EPHY-VDD EPHY-VDD NA NA P NA NA NA NA | | | | | | | | | | |
| B3 EPHY-TXP EPHY-TXP NA NA A I/O NA NA NA EPHY-VCC G7 EPHY-VCC EPHY-VCC NA NA P NA NA NA NA F8 EPHY-VDD EPHY-VDD NA NA P NA NA NA NA | | | | | | | | | | |
| G7 EPHY-VCC EPHY-VCC NA NA P NA NA NA NA F8 EPHY-VDD EPHY-VDD NA NA P NA NA NA NA | | + | . | | | | | | | |
| F8 EPHY-VDD EPHY-VDD NA NA P NA NA NA NA NA NA | | | | 1 | | | | | | |
| | | | | | | | | | | |
| HDMI | F8 | EPHY-VDD | EPHY-VDD | NA | NA | P | NA | NA | NA | NA |
| | HDMI | | | | | | | | | |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Туре ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| G5 | HCEC | HCEC | NA | NA | 1/0 | NA | NA | NA | VCC-HDMI |
| M2 | HHPD | HHPD | NA | NA | 1/0 | NA | NA | NA | VCC-HDMI |
| H3 | HSCL | HSCL | NA | NA | 0 | NA | NA | NA | VCC-HDMI |
| K3 | HSDA | HSDA | NA | NA | 1/0 | NA | NA | NA | VCC-HDMI |
| G1 | HTX0P | HTX0P | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| F1 | HTX0N | HTX0N | NA | NA | AO | NA | NA | NA | VCC-HDMI |
| H2 | HTXIP | HTXIP | NA | NA NA | AO | NA NA | NA | NA | VCC-HDMI |
| G2 | HTX1N | HTX1N | NA NA | NA NA | AO | NA NA | NA NA | NA | VCC-HDMI |
| J1 J2 | HTX2P HTX2N | HTX2P HTX2N | NA NA | NA NA | AO AO | NA NA | NA NA | NA NA | VCC-HDMI |
| F2 | HTXCP | HTXCP | NA | NA NA | AO | NA | NA | NA NA | VCC-HDMI |
| E2 | HTXCN | HTXCN | NA | NA NA | AO | NA | NA | NA | VCC-HDMI |
| J6 | HVCC | VCC-HDMI | NA | NA | Р | NA | NA | NA | NA |
| USB | TIVEC | VCC HDIVII | IVA | IVA | ' | IVA | IVA | IVA | IVA |
| B5 | USB-DM0 | USB-DM0 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| A5 | USB-DP0 | USB-DP0 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| B7 | USB-DM1 | USB-DM1 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| В6 | USB-DP1 | USB-DP1 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| A8 | USB-DM2 | USB-DM2 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| A7 | USB-DP2 | USB-DP2 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| В9 | USB-DM3 | USB-DM3 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| B8 | USB-DP3 | USB-DP3 | NA | NA | A I/O | NA | NA | NA | VCC-USB |
| G11 | VCC-USB | VCC-USB | NA | NA | Р | NA | NA | NA | NA |
| Audio Codec | | | | | | X | | | |
| U3 | AGND | AGND | NA | NA | G | NA | NA | NA | NA |
| V3 | AVCC | AVCC | NA | NA | P | NA | NA | NA | NA |
| W1 | LINEINR | LINEINR | NA | NA | Al | NA | NA | NA | AVCC |
| V1 | LINEINL | LINEINL | NA | NA | Al | NA | NA | NA | AVCC |
| Y3 | LINEOUTR | LINEOUTR | NA | NA | AO | NA | NA | NA | AVCC |
| AA3 | LINEOUTL | LINEOUTL | NA | NA | AO | NA | NA | NA | AVCC |
| W3 | MBIAS | MBIAS | NA | NA | AO | NA | NA | NA | AVCC |
| Y1 | MICIN1N | MICIN1N | NA | NA | Al | NA | NA | NA | AVCC |
| W2 | MICIN1P | MICIN1P | NA | NA | Al | NA | NA | NA | AVCC |
| AA2 | MICIN2N | MICIN2N | NA | NA | Al | NA | NA | NA | AVCC |
| Y2 | MICIN2P | MICIN2P | NA | NA | Al | NA | NA | NA | AVCC |
| Y4 | VRA1 | VRA1 | NA | NA | AO | NA | NA | NA | AVCC |
| W5 | VRA2 | VRA2 | NA | NA | AO | NA | NA | NA | AVCC |
| V4 | VRP | VRP | NA | NA | AO | NA | NA | NA | AVCC |
| Clock | | | | | T | T | Т | Т | |
| V5 | X32KIN | X32KIN | NA | NA | Al | NA | NA | NA | VCC-RTC |
| U4 | X32KOUT | X32KOUT | NA | NA | AO | NA | NA | NA | VCC-RTC |
| | X32KFOUT | X32KFOUT | NA | NA | AOD | NA | NA | NA | VCC-RTC |
| M4 | RTC-VIO | RTC-VIO | NA NA | NA | AO | NA NA | NA NA | NA | VCC-RTC |
| K6 | VCC-RTC | VCC-RTC | NA | NA NA | Р | NA NA | NA | NA NA | NA VCC BLI |
| K2 | X24MIN | X24MIN | NA NA | NA NA | AO | NA NA | NA NA | NA NA | VCC-PLL VCC-PLL |
| | X24MOUT X24MFOUT | X24MOUT X24MFOUT | NA NA | NA NA | AOD | NA NA | NA NA | NA NA | VCC-PLL VCC-RTC |
| L5 | PLLTEST | PLLTEST | NA | NA NA | AOD | NA | NA | NA NA | VCC-RTC VCC-PLL |
| + | VCC-PLL | VCC-PLL | NA | NA NA | P | NA | NA | NA | NA |
| Efuse | | | L *** . | 1 | <u> </u> | 1 | I ···· | · ··· | |
| G10 | VDD-EFUSE | VDD-EFUSE | NA | NA | Р | NA | NA | NA | NA |
| H11 | VDD-EFUSEBP | VDD-EFUSEBP | NA | NA | 0 | NA | NA | NA | NA |
| Power | | | I | <u> </u> | I . | <u> </u> | I | ı | |
| | VDD-GPUFB | VDD-GPUFB | NA | NA | 0 | NA | NA | NA | NA |
| N8,P6,P7,P8,P9, | | | | | | | | | |
| R6,R7,R8,T6,T7, | VDD-CPUX | VDD-CPU | NA | NA | Р | NA | NA | NA | NA |
| T8,U6,U9 | | | | | | | | | |
| J7,J8 | VDD-CPUS | VDD-CPU | NA | NA | Р | NA | NA | NA | NA |
| H10,J10,J11,K10, | | | | | | | | | |
| K11,K12,L10,L11, | VDD-SYS | VDD-SYS | NA | NA | Р | NA | NA | NA | NA |
| L12,L13,L14 | | | | | | | | | |
| G13,G14,H13, | VCC-IO | VCC-IO | NA | NA | Р | NA | NA | NA | NA |
| l. | | | | . ** * | ı • | 1 | | | 1 77 1 |



| Ball# ⁽¹⁾ | Pin Name ⁽²⁾ | Signal Name ⁽³⁾ | Function ⁽⁴⁾ | Ball Reset Rel. Function ⁽⁵⁾ | Type ⁽⁶⁾ | Ball Reset State ⁽⁷⁾ | Pull Up/Down ⁽⁸⁾ | Buffer Strength ⁽⁹⁾ (mA) | Power Supply ⁽¹⁰⁾ |
|----------------------|-------------------------|----------------------------|-------------------------|---|---------------------|---------------------------------|-----------------------------|-------------------------------------|------------------------------|
| Ground | | | | | | | | | |
| A21,AA1,G8,H12, | | | | | | | | | |
| H15,H8,J13,J16,J9 | | | | | | | | | |
| ,K13,K14,K15,K16 | | | | | | | | | |
| ,K7,K8,K9,L15,L8, | | | | | | | | | |
| L9,M10,M11,M12 | | | | | | | | | |
| ,M13,M14,M15, | | | | | | | | | |
| M5,M7,M8,M9, | GND | GND | NA | NA | G | NA | NA | NA | NA |
| N10,N11,N12, | | | | | | | | | |
| N13,N14,N15,N7, | | | | | | | | | |
| N9,P10,P11,P12, | | | | | | | | | |
| P13,P14,P15,R10, | | | | | | | | | |
| R11,R12,R13,R14, | | | | | | | | | |
| R9,T11,T9 | | | | | | | | | |





4.2. Signal Descriptions

H5 contains many peripheral interfaces. Many of the interfaces can multiplex up to eight functions. Pin-multiplexing configuration can refer to Table 4-1. Table 4-2 shows the detailed function description of every signal based on the different interface.

- (1). Signal Name: The name of every signal.
- (2). **Description**: The detailed function description of every signal.
- (3). Type: Denotes the signal direction:

I (Input),

O (Output),

I/O(Input/Output),

OD(Open-Drain),

A (Analog),

AI(Analog Input),

AO(Analog Output),

A I/O(Analog Input/Output),

P (Power),

G (Ground)

Table 4-2. Signal Descriptions

| Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|----------------------------|---|---------------------|
| DRAM | | |
| SDQ[31:0] | DRAM Bidirectional Data Line to the Memory Device | 1/0 |
| SDQS[3:0] | DRAM Active-High Bidirectional Data Strobes to the Memory Device | 1/0 |
| SDQSB[3:0] | DRAM Active-Low Bidirectional Data Strobes to the Memory Device | 1/0 |
| SDQM[3:0] | DRAM Data Mask Signal to the Memory Device | 0 |
| SCK | DRAM Active-High Clock Signal to the Memory Device | 0 |
| SCKB | DRAM Active-Low Clock Signal to the Memory Device | 0 |
| SCKE[1:0] | DRAM Clock Enable Signal to the Memory Device for Two Chip Select | 0 |
| SA[15:0] | DRAM Address Signal to the Memory Device | 0 |
| SWE | DRAM Write Enable Strobe to the Memory Device | 0 |
| SCAS | DRAM Column Address Strobe to the Memory Device | 0 |
| SRAS | DRAM Row Address Strobe to the Memory Device | 0 |
| SCS[1:0] | DRAM Chip Select Signal to the Memory Device | 0 |
| SBA[2:0] | DRAM Bank Address Signal to the Memory Device | 0 |
| SODT[1:0] | DRAM On-Die Termination Output Signal for Two Chip Select | 0 |
| SRST | DRAM Reset Signal to the Memory Device | 0 |
| SZQ | DRAM ZQ Calibration | Al |
| SVREF | DRAM Reference Input | Р |
| VCC-DRAM | DRAM Power Supply | Р |



| Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|----------------------------|--|---------------------|
| System | | |
| UBOOT | UBOOT Mode Select | I |
| TEST | TEST Signal | I |
| NMI | Non-Maskable Interrupt | I |
| RESET | Reset Signal | 1/0 |
| JTAG-SEL0 | JTAG Mode Select 0 | I |
| JTAG-SEL1 | JTAG Mode Select 1 | I |
| PLL&Clock | · | • |
| X32KFOUT | 32KHz Clock Fanout | AOD |
| X32KIN | Clock Input Of 32KHz Crystal | Al |
| X32KOUT | Clock Output Of 32KHz Crystal | AO |
| VCC-RTC | RTC Power Supply | Р |
| RTC-VIO | Internal LDO Output Bypass | AO |
| X24MFOUT | 24MHz Clock Fanout | AOD |
| X24MIN | Clock Input Of 24MHz Crystal | Al |
| X24MOUT | Clock Output Of 24MHz Crystal | AO |
| PLLTEST | PLL Test | AOD |
| VCC-PLL | PLL Power Supply | Р |
| HDMI | | |
| HTX0P | HDMI Positive TMDS Differential Line Driver Data0 Output | AO |
| HTXON | HDMI Negative TMDS Differential Line Driver Data0 Output | AO |
| HTX1P | HDMI Positive TMDS Differential Line Driver Data1 Output | AO |
| HTX1N | HDMI Negative TMDS Differential Line Driver Data1 Output | AO |
| HTX2P | HDMI Positive TMDS Differential Line Driver Data2 Output | AO |
| HTX2N | HDMI Negative TMDS Differential Line Driver Data2 Output | AO |
| HTXCP | HDMI Positive TMDS Differential Line Driver Clock Output | AO |
| HTXCN | HDMI Negative TMDS Differential Line Driver Clock Output | AO |
| HHPD | HDMI Hot Plug Detection Signal | 1/0 |
| HCEC | HDMI Consumer Electronics Control | 1/0 |
| HSCL | HDMI Serial Clock | 0 |
| HSDA | HDMI Serial Data | 1/0 |
| HVCC | HDMI Power Supply | Р |
| USB | - | - |
| USB-DM0 | USB DM Signal | A I/O |
| USB-DP0 | USB DP Signal | A I/O |
| USB-DM1 | USBDM Signal | A I/O |
| USB-DP1 | USB DP Signal | A I/O |
| USB-DM2 | USB DM Signal | A I/O |
| USB-DP2 | USB DP Signal | A I/O |
| USB-DM3 | USB DM Signal | A I/O |
| USB-DP3 | USB DP Signal | A I/O |
| VCC-USB | USB Power Supply | Р |
| | 1 | |



| Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|----------------------------|--|---------------------|
| ADC | | · |
| KEYADC | ADC Input for KEY Application | Al |
| ЕРНҮ | | |
| EPHY-RXP | Transceiver Positive Output/Input | A I/O |
| EPHY-RXN | Transceiver Negative Output/Input | A I/O |
| EPHY-TXP | Transceiver Positive Output/Input | A I/O |
| EPHY-TXN | Transceiver Negative Output/Input | A I/O |
| EPHY-RTX | EPHY External Resistance to Ground | Al |
| EPHY-LINK-LED | EPHY LINK Up/Down Indicator LED | 0 |
| EPHY-SPD-LED | EPHY 10M/100M Indicator LED | О |
| EPHY-VDD | 3.3V Analog Power Supply for EPHY | P |
| EPHY-VCC | 1.1V Analog Power Supply for EPHY | Р |
| TV | | |
| TV-OUT | TV Output | AO |
| V33-TV | TV Out Power Supply | Р |
| Audio Codec | | |
| LINEINL | LINE-IN Left Channel Input | Al |
| LINEINR | LINE-IN Right Channel Input | Al |
| LINEOUTL | LINE-OUT Left Channel Output | AO |
| LINEOUTR | LINE-OUT Right Channel Output | AO |
| MBIAS | Master Analog Microphone Bias | AO |
| MICIN1N | Microphone Negative Input 1 | Al |
| MICIN1P | Microphone Positive Input 1 | Al |
| MICIN2N | Microphone Negative Input 2 | Al |
| MICIN2P | Microphone Positive Input 2 | Al |
| VRA1 | Reference Voltage Output | AO |
| VRA2 | Reference Voltage Output | AO |
| VRP | Reference Voltage Output | AO |
| AVCC | Analog Power | Р |
| AGND | Analog GND | G |
| I2S/PCM | | · |
| PCM0_SYNC | PCM0 Sync/I2S0 Left and Right Channel Select Clock | 1/0 |
| PCM0_CLK | PCM0 Sample Rate Clock/I2S0 Bit Clock | 1/0 |
| PCM0_DOUT | I2SO/PCM0 Serial Data Output | 0 |
| PCM0_DIN | I2SO/PCM0 Serial Data Input | I |
| PCM0_MCLK | I2SO/PCM0 Master Clock | 0 |
| PCM1_SYNC | PCM1 Sync/I2S1 Left and Right Channel Select Clock | I/O |
| PCM1_CLK | PCM1 Sample Rate Clock/I2S1 Bit Clock | 1/0 |
| PCM1_DOUT | I2S1/PCM1 Serial Data Output | 0 |
| PCM1_DIN | I2S1/PCM1 Serial Data Input | I |
| OWA | | |
| OWA_OUT | One Wire Audio Output | 0 |



| Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|--------------------------------|--------------------------------------|---------------------|
| SD/MMC | | |
| SDC0_CMD | Command Signal for SD/TF Card | 1/0 |
| SDC0_CLK | Clock for SD/TF Card | 0 |
| SDC0_D[3:0] | Data Input and Output for SD/TF Card | 1/0 |
| SDC1_CMD | Command Signal for SDIO Wi-Fi | 1/0 |
| SDC1_CLK | Clock for SDIO Wi-Fi | 0 |
| SDC1_D[3:0] | Data Input and Output for SDIO Wi-Fi | 1/0 |
| SDC2_CMD | Command Signal for MMC | 1/0 |
| SDC2_CLK | Clock for MMC | 0 |
| SDC2_D[7:0] | Data Input and Output for MMC | 1/0 |
| SDC2_RST | Reset Signal for MMC | 0 |
| SDC2_DS | Data Strobe for MMC | 1 |
| NAND FLASH | | |
| NAND_DQ[7:0] | NAND Flash0 Data Bit [7:0] | 1/0 |
| NAND_DQS | NADN Flash Data Strobe | 1/0 |
| NAND_WE | NAND Flash Write Enable | 0 |
| NAND_RE | NAND Flash chip Read Enable | 0 |
| NAND_ALE | NAND Flash Address Latch Enable | 0 |
| NAND_CLE | NAND Command Latch Enable | 0 |
| NAND_CE[1:0] | NAND Flash Chip Select [1:0] | 0 |
| NAND_RB[1:0] | NAND Flash Ready/Busy Bit | I |
| Interrupt | | • |
| PA_EINT[21:0] | GPIO A Interrupt | ı |
| PF_EINT[6:0] | GPIO F Interrupt | 1 |
| PG_EINT[13:0] | GPIO G Interrupt | 1 |
| S_PL_EINT[11:0] | GPIO L Interrupt | 1 |
| PWM | | |
| S_PWM | Pulse Width Modulation Output | 0 |
| PWM0 | Pulse Width Modulation Output | 0 |
| IR | | • |
| S_CIR_RX | Consumer IR Data Receive | 1 |
| CSI | , | |
| CSI_PCLK | CSI Pixel Clock | 1 |
| CSI_MCLK | CSI Master Clock | 0 |
| CSI_HSYNC | CSI Horizontal SYNC | 1 |
| CSI_VSYNC | CSI Vertical SYNC | 1 |
| CSI_D[7:0] | CSI Data bit [7:0] | 1 |
| CSI_SCK | CSI Command Serial Clock Signal | 1/0 |
| CSI_SDA | CSI Command Serial Data Signal | 1/0 |
| EMAC | | |
| RGMII_RXD3/MII_RXD3 /RMII_NULL | RGMII/MII Receive Data | I |
| RGMII_RXD2/MII_RXD2/RMII_NULL | RGMII/MII Receive Data | 1 |



| Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|--------------------------------|---|---------------------|
| RGMII_RXD1/MII_RXD1/ RMII_RXD1 | RGMII/MII /RMII Receive Data | 1 |
| RGMII_RXD0/MII_RXD0/ RMII_RXD0 | RGMII/MII /RMII Receive Data | 1 |
| RGMII_RXCK/MII_RXCK/ RMII_NULL | RGMII/MII Receive Clock | 1 |
| RGMII_RXCTL/MII_RXDV/ | RGMII Receive Control/MII Receive Enable/RMII Carrier Sense-Receive | |
| RMII_CRS_DV | Data Valid | 1 |
| RGMII_NULL/MII_RXERR/ | MII/RMII Receive Error | ı |
| RMII_RXER | Will/ Nivill Receive Elloi | - |
| RGMII_TXD3/MII_TXD3/ RMII_NULL | RGMII/MII Transmit Data | 0 |
| RGMII_TXD2/MII_TXD2/ RMII_NULL | RGMII/MII Transmit Data | 0 |
| RGMII_TXD1/MII_TXD1/ RMII_TXD1 | RGMII/MII /RMII Transmit Data | 0 |
| RGMII_TXD0/MII_TXD0/RMII_TXD0 | RGMII/MII /RMII Transmit Data | 0 |
| RGMII_NULL/MII_CRS/ RMII_NULL | MII Carrier Sense | 1 |
| RGMII_TXCK/MII_TXCK/ | RGMII/MII /RMII Transmit Clock: Output Pin for RGMII, Input Pin for | I/O |
| RMII_TXCK | MII/RMII | 1/0 |
| RGMII_TXCTL/MII_TXEN/ | RGMII Transmit Control/MII Transmit Enable/RMII Transmit Enable: | I/O |
| RMII_TXEN | Output Pin for RGMII/RMII, Input Pin for MII | 1/0 |
| RGMII_NULL/MII_TXERR/ | MII Transmit Error | 0 |
| RMII_NULL | Will HallStillt Ell'Ol | 0 |
| RGMII_CLKIN/MII_COL/ | RGMII Transmit Clock from External/MII Collision Detect | 1 |
| RMII_NULL | NGIVIII Transmit clock from External VIII Collision Detect | ' |
| MDC | RGMII/MII /RMII Management Data Clock | 0 |
| MDIO | RGMII/MII /RMII Management Data Input/Output | 1/0 |
| Transport Stream Controller | | |
| TSO_CLK | Transport Stream0 Clock | 1 |
| TSO_ERR | Transport Stream0 Error Indicate | 1 |
| TS0_SYNC | Transport Stream0 Sync | 1 |
| TSO_DVLD | Transport Stream0 Valid Signal | 1 |
| TS0_D[7:0] | Transport Stream0 Data | 1 |
| TS1_CLK | Transport Stream1 Clock | 1 |
| TS1_ERR | Transport Stream1 Error Indicate | T |
| TS1_SYNC | Transport Stream1 Sync | 1 |
| TS1_DVLD | Transport Stream1 Valid Signal | 1 |
| TS1_D0 | Transport Stream1 Data | 1 |
| TS2_CLK | Transport Stream2 Clock | 1 |
| TS2_ERR | Transport Stream2 Error Indicate | 1 |
| TS2_SYNC | Transport Stream2 Sync | 1 |
| TS2_DVLD | Transport Stream2 Valid Signal | I |
| TS2_D[7:0] | Transport Stream2 Data | I |
| TS3_CLK | Transport Stream3 Clock | 1 |
| TS3_ERR | Transport Stream3 Error Indicate | 1 |
| TS3_SYNC | Transport Stream3 Sync | 1 |
| TS3_DVLD | Transport Stream3 Valid Signal | I |
| TS3_D0 | Transport Stream3 Data | 1 |



| Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|----------------------------|-------------------------------------|---------------------|
| SPI (x=[1:0]) | | , |
| SPIx_CS | SPIx Chip Select signal, Low Active | I/O |
| SPIx_CLK | SPIx Clock Signal | 1/0 |
| SPIx_MOSI | SPIx Master Data Out, Slave Data In | 1/0 |
| SPIx_MISO | SPIx Master Data In, Slave Data Out | 1/0 |
| UART | | |
| UARTO_TX | UARTO Data Transmit | 0 |
| UARTO_RX | UARTO Data Receive | 1 |
| UART1_TX | UART1 Data Transmit | 0 |
| UART1_RX | UART1 Data Receive | ı |
| UART1_CTS | UART1 Data Clear To Send | ı |
| UART1_RTS | UART1 Data Request To Send | 0 |
| UART2_TX | UART2 Data Transmit | 0 |
| UART2_RX | UART2 Data Receive | ı |
| UART2_CTS | UART2 Data Clear To Send | ı |
| UART2_RTS | UART2 Data Request To Send | 0 |
| UART3_TX | UART3 Data Transmit | 0 |
| UART3_RX | UART3 Data Receive | ı |
| UART3_CTS | UART3 Data Clear To Send | ı |
| UART3_RTS | UART3 Data Request To Send | 0 |
| S_UART_TX | UART Data Transmit | 0 |
| S_UART_RX | UART Data Receive | ı |
| TWI (x=[2:0]) | X | • |
| TWIx_SCK | TWIx Serial Clock Signal | 1/0 |
| TWIx_SDA | TWIx Serial Data Signal | 1/0 |
| S_TWI_SCK | TWI Serial Clock Signal for CPUs | 1/0 |
| S_TWI_SDA | TWI Serial Data Signal for CPUs | 1/0 |
| Smart Card Reader(x=[1:0]) | U | • |
| SIMx_PWREN | Smart Card Power Enable | 0 |
| SIMx_CLK | Smart Card Clock | 0 |
| SIMx_DATA | Smart Card Data | 1/0 |
| SIMx_RST | Smart Card Reset | 0 |
| SIMx_DET | Smart Card Detect | ı |
| SIMx_VPPEN | Smart Card Program Voltage Enable | 0 |
| SIMx_VPPPP | Smart Card Program Control | 0 |
| DI | | · |
| DI_TX | De-Interlacer Output | 0 |
| DI_RX | De-Interlacer Input | I |
| JTAG | | |
| JTAG_MS | JTAG Mode Select Input | ı |
| JTAG_CK | JTAG Clock Input | I |
| JTAG_DO | JTAG Data Output | 0 |



| Signal Name ⁽¹⁾ | Description ⁽²⁾ | Type ⁽³⁾ |
|----------------------------|---------------------------------|---------------------|
| JTAG_DI | JTAG Data Input | 1 |
| S_JTAG_MS | JTAG Mode Select Input for CPUs | I |
| S_JTAG_CK | JTAG Clock Input for CPUs | I |
| S_JTAG_DO | JTAG Data Output for CPUs | 0 |
| S_JTAG_DI | JTAG Data Input for CPUs | I |





5. Electrical Characteristics

5.1. Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Table 5-1 specifies the absolute maximum ratings over the operating junction temperature range of commercial and extended temperature devices. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this standard may damage to the device.

Table 5-1. Absolute Maximum Ratings

| Symbol | Parameter | | MIN | Max | Unit |
|------------------|------------------------------------|--|-------|------|------|
| I _{I/O} | In/Out Current for Input and Outpu | t | -40 | 40 | mA |
| T_{STG} | Storage Temperature | | -40 | 125 | °C |
| AVCC | Power Supply for Analog Part | | -0.3 | 3.4 | V |
| EPHY-VCC | Power Supply for EPHY | | -0.3 | 3.8 | V |
| EPHY-VDD | Power Supply for EPHY | | -0.3 | 1.4 | V |
| HVCC | Power Supply for HDMI | | -0.3 | 3.6 | V |
| V33-TV | Power Supply for TV | | -0.3 | 3.6 | V |
| VCC-IO | Power Supply for 3.3V Digital Part | | -0.3 | 3.6 | V |
| VCC-PC | Power Supply for Port C | | -0.3 | 3.6 | V |
| VCC-PD | Power Supply for Port D | Power Supply for Port D | | | V |
| VCC-PG | Power Supply for Port G | Power Supply for Port G | | | V |
| VCC-PLL | Power Supply for System PLL | | -0.3 | 3.6 | V |
| VCC-RTC | Power Supply for RTC | | -0.3 | 3.6 | V |
| VCC-USB | Power Supply for USB | | -0.3 | 3.6 | V |
| VCC-DRAM | Power Supply for DDR3/DDR3L | | -0.3 | 1.65 | V |
| VDD-CPUS | Power Supply for CPUS | | -0.3 | TBD | V |
| VDD-CPUX | Power Supply for CPU | | -0.3 | TBD | V |
| VDD-EFUSE | Power Supply for EFUSE | | -0.3 | 3.6 | V |
| VDD-SYS | Power Supply for System | | -0.3 | 1.4 | V |
| | Floatus static Dischause | Human Body Model(HBM) ⁽¹⁾ | -4000 | 4000 | V |
| V_{ESD} | Electrostatic Discharge | Charged Device Model(CDM) ⁽²⁾ | -250 | 250 | V |
| | Latch-up I-test performance curren | t-pulse injection on each IO pin (3) | Pass | | |
| Latch-up | Latch-up over-voltage performance | | | Pass | |

^{(1).} Test method: JEDEC JS-001-2012(Class-3A). JEDEC publication JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

^{(2).} Test method: JESD22-C101F(Class-C1). JEDEC publication JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

^{(3).} Current test performance: Pins stressed per JEDEC JESD78D(Class I, Level A) and passed with I/O pin injection current as defined in JEDEC.



(4). Over voltage performance: Supplies stressed per JEDEC JESD78D(Class I, Level A) and passed voltage injection as defined in JEDEC.

5.2. Recommended Operating Conditions

All H5 modules are used under the operating conditions contained in Table 5-2.

Table 5-2. Recommended Operating Conditions

| Symbol | Parameter | Min | Тур | Max | Unit |
|------------|------------------------------------|-------|---------|-------|------|
| Та | Ambient Operating Temperature | -20 | - | +70 | °C |
| Тј | Junction Temperature Range | TBD | - | TBD | °C |
| AVCC | Power Supply for Analog Part | - | 3.3 | - | V |
| EPHY-VCC | 3.3V Power Supply for EPHY | 3.0 | 3.3 | 3.6 | V |
| EPHY-VDD | 1.1V Power Supply for EPHY | 1.0 | 1.1 | 1.2 | V |
| HVCC | Power Supply for HDMI | 3.24 | 3.3 | 3.36 | V |
| V33-TV | Power Supply for TV | 3.24 | 3.3 | 3.36 | V |
| VCC-IO | Power Supply for 3.3V Digital Part | 3.0 | 3.3 | 3.6 | V |
| VCC-PC | Power Supply for Port C | 1.7 | 1.8~3.3 | 3.6 | V |
| VCC-PD | Power Supply for Port D | 2.25 | 2.5~3.3 | 3.6 | V |
| VCC-PG | Power Supply for Port G | 1.7 | 1.8~3.3 | 3.6 | V |
| VCC-PLL | Power Supply for System PLL | 3.0 | - | 3.3 | V |
| VCC-RTC | Power Supply for RTC | 3.0 | - | 3.3 | V |
| VCC-USB | Power Supply for USB | 3.0 | 3.3 | 3.6 | V |
| VCC-DRAM | Power Supply for DDR3 IO Domain | 1.425 | 1.5 | 1.575 | V |
| VCC-DRAIVI | Power Supply for DDR3L IO Domain | 1.283 | 1.35 | 1.575 | V |
| VDD-CPUS | Power Supply for CPUS | TBD V | | V | |
| VDD-CPUX | Power Supply for CPU | | TBD | | V |
| VDD-EFUSE | Power Supply for EFUSE | - | 3.3 | - | V |
| VDD-SYS | Power Supply for System | 1.1 | 1.2 | 1.3 | V |

5.3. DC Electrical Characteristics

Table 5-3 summarizes the DC electrical characteristics of H5.

Table 5-3. DC Electrical Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------|--------------------------|--------------|-----|--------------|------|
| V _{IH} | High-Level Input Voltage | 0.7 * VCC-IO | - | VCC-IO + 0.3 | V |
| V _{IL} | Low-Level Input Voltage | -0.3 | - | 0.3 * VCC-IO | V |
| R _{PU} | Input pull-up resistance | 50 | 100 | 150 | ΚΩ |



| R _{PD} | Input pull-down resistance | 50 | 100 | 150 | ΚΩ |
|------------------|----------------------------------|--------------|-----|--------|----|
| I _{IH} | High-Level Input Current | - | - | 10 | uA |
| I _{IL} | Low-Level Input Current | - | - | 10 | uA |
| V _{OH} | High-Level Output Voltage | VCC-IO - 0.2 | - | VCC-IO | V |
| V _{OL} | Low-Level Output Voltage | 0 | - | 0.2 | V |
| I _{oz} | Tri-State Output Leakage Current | -10 | - | 10 | uA |
| C _{IN} | Input Capacitance | - | - | 5 | pF |
| C _{OUT} | Output Capacitance | - | - | 5 | pF |

5.4. ADC Electrical Characteristics

KEYADC is an analog-to-digital(ADC) converter for key application. Table 5-4 lists KEYADC electrical characteristics.

Table 5-4. KEYADC Electrical Characteristics

| Parameter | Min | Тур | Max | Unit |
|------------------------|-----|-----|------------|------------------|
| ADC Resolution | - | 6 | - | bits |
| Full-scale Input Range | 0 | - | 0.667*AVCC | V |
| Quantizing Error | - | 1 | - | LSB |
| Clock Frequency | - \ | - | 250 | Hz |
| Conversion Time | - | 14 | - | ADC Clock Cycles |

5.5. Oscillator Electrical Characteristics

H5 contains two external input clocks:X24MIN and X32KIN, two output clocks:X24MOUT and X32KOUT. The 24.000MHz frequency is used to generate the main source clock for PLL and the main digital blocks, the clock is provided through X24MIN. Table 5-5 lists the 24MHz crystal specifications.

Table 5-5. 24MHz Crystal Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------------|---------------------------------------|---------|-------------|-----|------|
| 1/(t _{CPMAIN}) | Crystal Oscillator Frequency Range | - | 24.000 | - | MHz |
| t _{ST} | Startup Time | - | - | - | ms |
| | Frequency Tolerance at 25 °C | -50 | - | +50 | ppm |
| | Oscillation Mode | Fundame | Fundamental | | - |
| | Maximum Change Over Temperature Range | -50 | - | +50 | ppm |
| Pon | Drive Level | - | - | 300 | uW |
| C _L | Equivalent Load Capacitance | 12 | 18 | 22 | pF |
| R _S | Series Resistance(ESR) | - | 25 | - | Ω |
| | Duty Cycle | 30 | 50 | 70 | % |
| C _M | Motional Capacitance | - | - | - | pF |



| C _{SHUT} | Shunt Capacitance | 5 | 6.5 | 7.5 | pF |
|-------------------|------------------------|-----|-----|-----|----|
| R _{BIAS} | Internal Bias Resistor | 0.5 | 0.6 | 0.7 | ΜΩ |

The 32768Hz frequency is used for low frequency operation. It supplies the wake-up domain for operation in lowest power mode. The clock is provided through X32KIN. Table 5-6 lists the 32768Hz crystal specifications.

Table 5-6. 32768Hz Crystal Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------------|---------------------------------------|----------|-------------|-----|------|
| 1/(t _{CPMAIN}) | Crystal Oscillator Frequency Range | - | 32768 | - | Hz |
| t _{ST} | Startup Time | - | - | - | ms |
| | Frequency Tolerance at 25 °C | -20 | - | +20 | ppm |
| | Oscillation Mode | Fundamen | Fundamental | | - |
| | Maximum Change Over Temperature Range | -20 | - | +20 | ppm |
| P _{ON} | Drive Level | - | - | 1.0 | uW |
| C _L | Equivalent Load Capacitance | - | 12.5 | - | pF |
| R _S | Series Resistance(ESR) | - | | 35 | ΚΩ |
| | Duty Cycle | 30 | 50 | 70 | % |
| C _M | Motional Capacitance | - | 2 | - | fF |
| C _{SHUT} | Shunt Capacitance | - | 1.1 | - | pF |

5.6. Maximum Current Consumption

Table 5-7 lists the peak power consumption of H5.

Table 5-7. Maximum Current Consumption

| Parameter | Sub Parameter | Power Supply | Condition | Min | Тур | Max | Unit |
|---------------|---------------|---|-------------------------|-----|-----|-----|------|
| Internal Core | СРИ | VDD-CPUX | @1.1V | - | - | TBD | mA |
| Power | SYS | VDD-SYS | @1.2V | - | - | TBD | mA |
| GPIO Power | | VCC-IO, VCC-PC, VCC-PD, VCC-PG | @3.3V @2.5V @1.8V | - | - | TBD | mA |
| Memory I/O Po | ower | VCC-DRAM | @1.5V | - | - | TBD | mA |
| Oscillator | | VCC-PLL | @3.3V | - | - | TBD | mA |
| USB 3.0V Powe | er of PHY | VCC-USB | @3.3V | - | - | TBD | mA |
| HDMI | | HVCC | @3.3V | - | - | TBD | mA |
| RTC Power | | VCC-RTC | @3.3V | - | - | TBD | mA |
| ADC Analog Po | wer | AVCC | @3.3V | - | - | TBD | mA |
| DAC Analog Po | wer | AVCC | @3.3V | - | - | TBD | mA |
| PLL Power | | VCC-PLL | @3.3V | - | - | TBD | mA |



5.7. External Memory AC Electrical Characteristics

5.7.1. Nand Flash AC Electrical Characteristics




Figure 5-1. Conventional Serial Access Cycle Timing (SAM0)




Figure 5-2. EDO Type Serial Access after Read Cycle Timing (SAM1)






Figure 5-3. Extending EDO Type Serial Access Mode Timing (SAM2)




Figure 5-4. Command Latch Cycle Timing




Figure 5-5. Address Latch Cycle Timing






Figure 5-6. Write Data to Flash Cycle Timing




Figure 5-7. Waiting R/B# Ready Timing




Figure 5-8. WE# High to RE# Low Timing






Figure 5-9. RE# High to WE# Low Timing




Figure 5-10. Address to Data Loading Timing

Table 5-8. NAND Timing Constants

| Parameter | Symbol | Timing | Unit |
|-----------------------|--------|-------------------|------|
| NDFC_CLE setup time | t1 | 2T | ns |
| NDFC_CLE hold time | t2 | 2T ⁽¹⁾ | ns |
| NDFC_CE setup time | t3 | 2T | ns |
| NDFC_CE hold time | t4 | 2T | ns |
| NDFC_WE# pulse width | t5 | Т | ns |
| NDFC_WE# hold time | t6 | Т | ns |
| NDFC_ALE setup time | t7 | 2T | ns |
| Data setup time | t8 | Т | ns |
| Data hold time | t9 | Т | ns |
| Ready to NDFC_RE# low | t10 | 3T | ns |
| NDFC_ALE hold time | t11 | 2T | ns |



| NDFC_RE# pulse width | t12 | Т | ns |
|-------------------------------|-----|----------------------|----|
| NDFC_RE# hold time | t13 | Т | ns |
| Read cycle time | t14 | 2T | ns |
| Write cycle time | t15 | 2T | ns |
| NDFC_WE# high to R/B# busy | t16 | T_WB ⁽²⁾ | ns |
| NDFC_WE# high to NDFC_RE# low | t17 | T_WHR ⁽³⁾ | ns |
| NDFC_RE# high to NDFC_WE# low | t18 | T_RHW ⁽⁴⁾ | ns |
| Address to Data Loading time | t19 | T_ADL ⁽⁵⁾ | ns |

NOTE (1):T is the cycle of clock.

NOTE (2),(3),(4),(5):This values is configurable in Nand flash controller. The value of T_WB could be 28T/44T/60T/76T, the value of T_WHR could be 0T/12T/28T/44T, the value of T_RHW could be 8T/24T/40T/56T, the value of T_ADL could be 0T/12T/28T/44T.




Figure 5-11. SMHC in SDR Mode Output Timing




Figure 5-12. SMHC in SDR Mode Input Timing

Table 5-9. SMHC Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|-----------|--------|-----|------|-----|------|
|-----------|--------|-----|------|-----|------|



| Clock frequency | tCK | 0 | 50 | 50 | MHz |
|---|--------|----|----|-----|-----|
| Duty cycle | DC | 45 | 50 | 55 | % |
| CMD, Data output delay time | tODLY | - | - | 12 | ns |
| Data output delay skew time | tOSKEW | - | - | 0.5 | ns |
| Data input delay in SDR mode. It includes Clock's PCB delay time, Data's PCB delay time and device's data output delay. | tIDLY | - | - | 21 | ns |
| Data input skew time in SDR mode | tISKEW | - | - | 0.8 | ns |
| Note (1): Output CMD, DATA is referenced to CLK. | | | | | |

5.8. External Peripheral AC Electrical Characteristics

5.8.1. LCD AC Electrical Characteristics




Figure 5-13. HV_IF Interface Vertical Timing






Figure 5-14. HV_IF Interface Parallel Mode Horizontal Timing

Table 5-10. LCD HV_IF Interface Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit |
|-------------------|--------|-----|--------|-----|-------|
| DCLK cycle time | tDCLK | 5 | - | - | ns |
| HSYNC period time | tHT | | HT+1 | - | tDCLK |
| HSYNC width | tHSPW | - | HSPW+1 | - | tDCLK |
| HSYNC back porch | tHBP | - | HBP+1 | - | tDCLK |
| VSYNC period time | tVT | 1 | VT/2 | - | tHT |
| VSYNC width | tVSPW | - | VSPW+1 | - | tHT |
| VSYNC back porch | tVBP | - | VBP+1 | - | tHT |

Note:

(1). Vsync: Vertical sync, indicates one new frame

(2). Hsync: Horizontal sync, indicate one new scan line

(3). DCLK: Dot clock, pixel data are sync by this clock

(4). LDE: LCD data enable

(5). LD[23..0]: 24Bit RGB/YUV output from input FIFO for panel



5.8.2. CSI AC Electrical Characteristics




Figure 5-15. Data Sample Timing

Table 5-11. CSI Interface Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit |
|-----------------------|--|------|-----|-----|------|
| Pclk period | t _{period} | 5.95 | | - | ns |
| Pclk frequency | 1/t _{period} | | O. | 168 | MHz |
| Pclk duty | t _{high-level} /t _{period} | 40 | 50 | 60 | % |
| Data input setup time | t _{dst} | 0.6 | - | - | ns |
| Data input hold time | t _{dhd} | 0.6 | - | - | ns |

5.8.3. EMAC AC Electrical Characteristics




Figure 5-16. MII Interface Transmit Timing

Table 5-12. 100Mb/s MII Transmit Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|------------------------------------|--------|-----|------|-----|------|
| Transmit clock high time,100M mode | Tch | - | 20 | - | ns |
| Transmit clock low time,100M mode | Tcl | - | 20 | - | ns |
| TXEN/TXD setup time to TX_CLK | Ts | 10 | - | - | ns |
| TXEN/TXD hold time to TX_CLK | Th | 0 | - | - | ns |






Figure 5-17. MII Interface Receive Timing

Table 5-13. 100Mb/s MII Receive Timing Constants

| Parameter | Symbol | • (| Min | Туре | Max | Unit |
|--------------------------------------|--------|-----|-----|------|-----|------|
| Receive clock high time,100M mode | Tch | | | 20 | - | ns |
| Receive clock low time,100M mode | Tcl | | - | 20 | - | ns |
| RX_CLK to RXD[3:0]/RX_DV/RX_ER Delay | Td | | 10 | - | 30 | ns |

5.8.4. CIR Receiver AC Electrical Characteristics




Figure 5-18. CIR Receiver Timing

Table 5-14. CIR Receiver Timing Constants

| Parameter | Symbol | Min | Туре | Max | Unit |
|---------------------|--------|-----|------|-----|------|
| Frame period | Tf | - | 67.5 | - | ms |
| Lead code high time | Tlh | - | 9 | - | ms |
| Lead code low time | TII | - | 4.5 | - | ms |
| Pulse time | Тр | - | 560 | - | us |
| Logical 1 low time | T1 | - | 1680 | - | us |
| Logical 0 low time | ТО | - | 560 | - | us |



5.8.5. SPI AC Electrical Characteristics




Figure 5-19. SPI MOSI Timing




Figure 5-20. SPI MISO Timing

Table 5-15. SPI Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit | |
|-----------------------------------|--------|-----|-------------------|-----|------|--|
| CS# active setup time | tSLCH | - | 2T | - | ns | |
| CS# active hold time | tCHSH | - | 2T ⁽¹⁾ | - | ns | |
| Data in setup time | tDVCH | - | T/2-3 | - | ns | |
| Data in hold time | tCHDX | - | T/2-3 | - | ns | |
| Note (1):T is the cycle of clock. | | | | | | |



5.8.6. UART AC Electrical Characteristics




Figure 5-21. UART RX Timing




Figure 5-22. UART nCTS Timing




Figure 5-23. UART nRTS Timing

Table 5-16. UART Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|--------|--------------------------|-----|------------------------|------|
| RX start to RX FIFO | tRXSF | 10.5× BRP ⁽¹⁾ | = | 11× BRP ⁽¹⁾ | ns |
| Delay time of de-asserted nCTS to TX start | tDCTS | - | - | BRP ⁽¹⁾ | ns |
| Step time of asserted nCTS to stop next | tACTS | BRP ⁽¹⁾ /4 | - | = | ns |
| transmission | | | | | |
| Delay time of de-asserted nRTS | tDRTS | - | - | BRP ⁽¹⁾ | ns |



| Delay time of asserted nRTS | tARTS | - | - | BRP ⁽¹⁾ | ns |
|----------------------------------|-------|---|---|--------------------|----|
| Note (1): BRP(Baud-Rate Period). | | | | | |

5.8.7. TWI AC Electrical Characteristics




Figure 5-24. TWI Timing

Table 5-17. TWI Timing Constants

| Parameter | Symbol | Min | Тур | Max | Unit |
|-----------------------------------|--------|------|-----|-----|------|
| High period of SCL | tCH | 0.96 | - | - | μs |
| Low period of SCL | tCL | 1.5 | - | - | μs |
| SCL hold time for START condition | tSTH | 1.5 | - | - | μs |
| SCL step time for STOP condition | tSOS | 1.6 | - | - | μs |
| SDA hold time | tDH | 0.82 | - | - | μs |
| SDA step time | tDS | 0.72 | - | - | μs |

5.8.8. TSC AC Electrical Characteristics




Figure 5-25. TSC Data and Clock Timing

Table 5-18. TSC Timing Constants

| Parameter Symbol Min Type Max Unit | | | Symbol | Min | Туре | Max | Unit |
|--|--|--|--------|-----|------|-----|------|
|--|--|--|--------|-----|------|-----|------|



| Data hold time | T1 | T/2-T/10 | T ⁽¹⁾ /2 | T/2+T/10 | us |
|-----------------------------------|----|----------|---------------------|----------|----|
| Clock pulse width | T2 | T/2-T/10 | T/2 | T/2+T/10 | us |
| Note (1):T is the cycle of clock. | | | | | |

5.8.9. SCR AC Electrical Characteristics




Figure 5-26. SCR Activation and Cold Reset Timing




Figure 5-27. SCR Warm Reset Timing

Table 5-19. SCR Timing Constants

| Symbol | Min | Туре | Max | Unit |
|--------|-------|------|---------|------|
| ta | - | - | 200/f | us |
| tb | 400/f | - | - | us |
| tc | 400/f | - | 40000/f | us |
| td | - | - | 200/f | us |
| te | 400/f | - | - | us |
| tf | 400/f | - | 40000/f | us |




Note:

- (1). Activation: Before time T1(2). Cold Reset: After time T1
- (3). T1: The clock signal is applied to CLK at time T1.
- (4). T2: The RST is put to state H.
- (5). T3: The card begin answer at time T3
- (6). ta: The card shall set I/O to state H within 200 clock cycles (delay ta) after the clock signal is applied to CLK (at time T1+ta).
- (7). tb: The cold reset results from maintaining RST at state L for at least 400 clock cycles (delay tb) after the clock signal is applied to CLK (at time T1+tb).
- (8). tc: The answer on I/O shall begin between 400 and 40000 clock cycles (delay tc) after the rising edge of the signal on RST (at time T2+tc).
- (9). td: The card shall set I/O to state H within 200 clock cycles (delay td) after state L is applied to RST (at time T4+td).
- (10). te: The controller initiates a warm reset (at time T4) by putting RST to state L for at least 400 clock cycles (delay te) while VCC remains powered and CLK provided with a suitable and stabled clock signal.
- (11). tf: The card answer on I/O shall begin between 400 and 40000 clock cycles (delay tf) after the rising edge of the signal on RST (at time T5+tf).
- (12). f is the frequency of clock.

5.9. Power-up and Power-down Sequence

The following figure shows an example of the power-up sequence for H5 device. During the entire power-up sequence, the RESET pin must be held on low until all power domains are stable. The other power domains not in Figure 5-28 can be turned on upon the software request.





5.10. Package Thermal Characteristics

Power-down sequence is not special restrictions for H5.

For reliability and operability concerns, the absolute maximum junction temperature of H5 has to be below 125°C.The testing PCB is based on 4 layers. The following thermal resistance characteristics in Table 5-20 is based on JEDEC JESD51 standard, because the system design and temperature could be different with JEDEC JESD51, the simulating result data is a reference only, please prevail in the actual application condition test.

Table 5-20. H5 Thermal Resistance Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|----------------|-------------------------------|-----|-----|------|------|
| Та | Ambient Operating Temperature | -20 | - | +70 | °C |
| T _J | Junction Temperature | - | - | +125 | °C |



| θ ,,, | Junction-to-Ambient Thermal Resistance | - | 27.9 | - | °C/W |
|-----------------|--|---|------|---|------|
| θ ,,, | Junction-to-Board Thermal Resistance | - | TBD | - | °C/W |
| θ ,c | Junction-to-Case Thermal Resistance | - | TBD | - | °C/W |
| ψιτ | Junction-to-Top Characterization Parameter | - | TBD | - | °C/W |
| ψ _{ЈВ} | Junction-to-Board Characterization Parameter | - | TBD | - | °C/W |

^{(1).} These values are based on a JEDEC-defined 2S2P system and will change based on environment as well as application.

(2). °C/W: degrees Celsius per watt.





Appendix

Pin Map

The following figure shows the pin maps of the 347-pin FBGA package of H5 processor.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | _ |
|----|---------------|-------------------|--------------|--------------|-------------|--------------|------------------|--------------|--------------|---------------|-----------------|---------------|--------------|--------------|--------------|--------------|--------------|-------|-------|--------|--------|----|
| Α | JTAG- SEL0 | EPHY- LINK-LED | EPHY- TXN | EPHY- RXN | USB-DP0 | | USB-DP2 | USB- DM2 | | PE1 | PE11 | | PA20 | PA21 | | PC7 | PC5 | | PF1 | PD4 | GND | А |
| В | PG13 | JTAG- SEL1 | EPHY- TXP | EPHY- RXP | USB- DM0 | USB-DP1 | USB- DM1 | USB-DP3 | USB- DM3 | PEO | PE2 | PE12 | PA18 | PA19 | PC3 | PC2 | PC12 | PC8 | PC13 | PD2 | PD6 | В |
| С | PG5 | PG4 | PG8 | | PE15 | PE14 | PE13 | PE7 | PE4 | PE3 | PE8 | PE9 | PA12 | PA17 | PC0 | PC1 | PC9 | PC11 | PC15 | PF5 | PD0 | С |
| D | PG12 | PG11 | PG7 | | PA1 | PA2 | | PA7 | | PE6 | PA0 | | PA9 | | PA16 | | PC10 | | PF0 | PF2 | | D |
| Ε | | HTXCN | PG9 | | | | | PE10 | | PE5 | PA10 | | PA3 | PA6 | PA13 | PC6 | | PD7 | PD12 | PD8 | PF4 | E |
| F | HTXON | НТХСР | PG3 | | PA4 | EPHY- RTX | EPHY- SPD-LED | EPHY- VDD | | TVOUT | PA11 | | PA8 | PA15 | | PC4 | PC14 | PF3 | PD5 | PD11 | PD9 | F |
| G | HTX0P | HTX1N | | PG6 | HCEC | | EPHY- VCC | GND | V33-TV | VDD- EFUSE | VCC-USB | PA14 | VCC-IO | VCC-IO | VCC-PC | | | PF6 | | SDQM1 | | G |
| Н | | HTX1P | HSCL | PG2 | | PA5 | VCC-PG | GND | | VDD-SYS | VDD- EFUSEBP | GND | VCC-IO | VCC-IO | GND | PC16 | PD1 | PD3 | PD10 | SDQ9 | SDQ10 | н |
| J | HTX2P | HTX2N | PG0 | | | HVCC | VDD- CPUS | VDD- CPUS | GND | VDD-SYS | VDD-SYS | VDD- GPUFB | GND | VCC-IO | VCC-PD | GND | | | SDQ8 | SDQS1B | SDQ11 | J |
| K | X24MOU T | X24MIN | HSDA | X24MFO UT | | VCC-RTC | GND | GND | GND | VDD-SYS | VDD-SYS | VDD-SYS | GND | GND | GND | GND | PD13 | PD15 | | SDQS1 | | К |
| L | | PG1 | | | PLLTEST | | | GND | GND | VDD-SYS | VDD-SYS | VDD-SYS | VDD-SYS | VDD-SYS | GND | VCC- DRAM | PD14 | PD16 | PD17 | SDQ12 | SDQ13 | L |
| М | PL1 | HHPD | PG10 | RTC-VIO | GND | PL9 | GND | GND | GND | GND | GND | GND | GND | GND | GND | VCC- DRAM | | | SDQ15 | SDQM0 | SDQ14 | М |
| N | PLO | PL4 | VCC-PLL | | | | GND | VDD- CPUX | GND | GND | GND | GND | GND | GND | GND | VCC- DRAM | SA14 | | SA11 | SDQ0 | | N |
| Р | | PL2 | X32KFOU T | | | VDD- CPUX | VDD- CPUX | VDD- CPUX | VDD- CPUX | GND | GND | GND | GND | GND | GND | VCC- DRAM | VCC- DRAM | | SA10 | SDQ2 | SDQ1 | Р |
| R | PL3 | PL5 | | | | VDD- CPUX | VDD- CPUX | VDD- CPUX | GND | GND | GND | GND | GND | GND | | VCC- DRAM | SA15 | SA12 | SDQ4 | SDQS0 | SDQS0B | R |
| Т | | PL8 | PL7 | PL6 | TEST | VDD- CPUX | VDD- CPUX | VDD- CPUX | GND | VDD- CPUFB | GND | VCC- DRAM | VCC- DRAM | VCC- DRAM | VCC- DRAM | SVREF | SA0 | SBA1 | | SDQ5 | | Т |
| U | | PL11 | AGND | X32KOUT | | VDD- CPUX | | | VDD- CPUX | | VCC- DRAM | | | | SCAS | SRST | | SA1 | SDQ6 | SDQ7 | SDQ3 | U |
| ٧ | LINEINL | PL10 | AVCC | VRP | X32KIN | RESET | | | | SZQ | SODT1 | SA13 | SRAS | | SA7 | | SBA2 | | SA2 | SA3 | SA4 | v |
| W | LINEINR | MICIN1P | MBIAS | | VRA2 | UBOOT | | | SDQ28 | | SODT0 | SDQ24 | SWE | | SDQ19 | | SBA0 | SA8 | | SCS0 | SCS1 | w |
| Y | MICIN1N | MICIN2P | LINEOUT R | VRA1 | | | SDQ31 | SDQ30 | SDQS3B | SDQ27 | SDQ26 | SDQ23 | SDQ22 | SDQ20 | SDQS2B | SDQ18 | SDQ16 | SA9 | SA5 | SA6 | SCKE1 | Υ |
| AA | GND | MICIN2N | LINEOUT L | | KEYADC | NMI | | SDQ29 | SDQS3 | | SDQ25 | SDQM3 | | SDQ21 | SDQS2 | | SDQ17 | SDQM2 | SCK | SCKB | SCKE0 | AA |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 1 |



Package Dimension

The following diagram shows the package dimension of H5 processor, includes the top, bottom, side views and details of the 14mmx14mm package.

