To specify master:
Master[0]: Flash Descriptor
Master[1] is Host processor BIOS
Master[2] is Management Engine
Master[3] is Host processor/GbE
Master[7:4] Reserved

bits 7:0 > BRRA = 0000 ??11 >> to authorize accessing of specific regions from register access (software) bits 15:8 > BRWA = 0000 0010 >> >> to authorize writing of specific regions from register access (software) bits 23:16 > BMRAG = 0x00 bit 0 > BIOS Write Enable (BIOSWE) = 0 >> to authorize reading of BIOS Region 1 from specific Master >> to lock writing on BIOS region bits 31:24 > BMWAG = 0x00 >> to authorize writing of BIOS Region 1 from specific Master bit 1 > BIOS Lock Enable (BLE) = 1 FRAP Register (Controler Hub) >> to control (SMI interruption) on 32 bits (0xabcdefgh) modifications on bit BIOSWE BIOS Control Register (BIOS_CNTL) bit 4 > Top Swap Status (TSS) = 0 on 8 bits (0xab) >> to show status of bit Top Swap bit bit 0 > GBL_SMI_EN = 1 bit 5 > SMM BWP = 1 >> to enable generation of >> to prevent writing from kernel space SMI# in the system bit 13 > TCO_EN = 1 >> to enable the TCO SMI EN or SMI Control For 5 registers : logic to generate SMI# and Enable Register (Controler Hub) bit 31 > Write Protection Enable (WP) = 1 on 32 bits bit xx > **SPI Flash protection** bits 12:0 > PR Base <=> SPI Flash Region Base SPI Flash Regions : Region[0] : Flash Descriptor Region[1] : BIOS >> to specify SMI events . bits 28:16 > PR Limit <=> SPI Flash Region Limit 5 Protected PR Range Registers >> to prevent writing on SPI Flash Regions (Controler Hub) Region[2] : Management Engine Region[3] : Host processor/GbE Region[4] : Platform Data on 32 bits (0xabcdefgh) bit 4 > SMI LOCK = 1 >> to lock configuration GEN PMCON 1 or of SMI_EN register General PM Configuration 1 Register (Controler Hub) bit 15 > Flash Configuration Lock-Down (FLOCKDN) = 1 >> to lock PR registers and others on 16 bits bit 13 > Flash Descriptor Override Pin-Strap Status (FDOPSS) = 1 HSFSTS Registre (Controler Hub) >> indication of Pin Strap status on 16 bits (0xabcd) to override Flash Descriptor Security or bit 12 > TCO_LOCK = 1 to enable Intel ME Debug mode >> to lock modification TCO1 CNT or TCO1 of TCO_EN bit Control Register (Controler hub) Flash Regions Access Permissions Register (FRAP) - bits 31:24 (BMWAG) and bits 23:16 (BMRAG)
 Protected Range (PR) registers 0 to 4 - entire register is locked
 Software Sequencing Flash Control Register (SSFC) on 16 bits - bits 18:16 - Configure SPI Cycle Frequency (20 MHz, 33 MHz, or 50 MHz [PCH only]) - Configure SPI Cycle Frequency (20 MHz, 33 MHz, or 50 MHz [PCH only]) Prefix Opcode Configuration Register (PREOP) – entire register is locked
 Opcode Type Configuration Registers (OPTYPE) – Entire register is locked
 Opcode Menu Configuration Register (OPMENU) – Entire register is locked