


U\_POWER  
POWER.SchDoc



U\_CLOCK\_GENERATOR  
CLOCK\_GENERATOR.SchDoc



U\_CONNECTIONS  
CONNECTIONS.SchDoc



U\_FPGA  
FPGA.SchDoc



U\_STM32  
STM32.SchDoc



U\_AUDIO CODEC  
AUDIO CODEC.SchDoc






U\_DAC  
DAC.SchDoc



U\_ADC  
ADC.SchDoc







# Title **AUDIO CODEC**

Size: A4

Number:5

Revision:2,0


Date: 22.04.2023

Time: 22:14:42

Sheet 5 of 18

File: C:\Dropbox\Develop\Projects\WOLF\Schematic\Wolf\Altium\_Designer\MOTHERBOARD\AUDIO CODEC.SchDoc





Title **CLOCK\_GENERATOR**

Size: A4

Number:6

Revision:2,0






Date: 22.04.2023

Time: 22:14:42

Sheet 6 of 18

File: C:\Dropbox\Develop\Projects\WOLF\Schematic\Wolf\Altium\_Designer\MOTHERBOARD\CLOCK\_GENERATOR.SchDoc



Title **CONNECTIONS**

Size: A4

Number:7

Revision:2.0


Date: 22.04.2023


Time: 22:14:43






Sheet 7 of 18

File: C:\Dropbox\Develop\Projects\WOLF\Schematic\Wolf\Altium\_Designer\MOTHERBOARD\CONNECTIONS.SchDoc









Title **POWER**

Size: A4

Number:10

Revision:2,0

Date: 22.04.2023

Time: 22:14:43

Sheet 10 of 18

File: C:\Dropbox\Develop\Projects\WOLF\Schematic\Wolf\Altium\_Designer\MOTHERBOARD\POWER.SchDoc





