

Misagh Mohaghegh

Multi-File Projects & Makefile

Advanced Programming

University of Tehran 

Why Multi-File?

1

- Easier navigation
- Easier to understand
- Faster build times
- Working on different files

A Common Mistake

2

Don't single file then multi-file!

Compilation Steps

3

- Preprocessor
- Compiler
- Assembler
- Linker

Preprocessor

4

- Outputs the original code, with preprocessing done
- Preprocessing such as:
 - Macro and define expansion
 - Include expansion
 - Removing comments

```
g++ -E file.cpp -o file.i
```

Compiler

5

- Outputs the assembly CPU instructions of code
- Different output for different CPU architectures

```
g++ -S file.cpp -o file.s
```

Assembler

6

- Outputs the binary machine code of the assembly file

```
g++ -c file.cpp -o file.o
```


Linker

7

- Outputs the executable code
- Combines all object files (.o) and libraries (.a)

```
g++ file1.o file2.o -o file.out
```


Overview



How about...

9

```
g++ file.cpp -o file.out
```

- Does the 4 step process for file.cpp
- Single file, a single change requires full re-compilation

How about multiple files?

Enter Makefile

10

- We want files to only recompile if they have changed
- Dependency management
- In a Makefile, we write the dependencies of each source file
- Make uses the last modified date of the file to decide if it should recompile

Makefile Rule

11

target: prerequisites
↔ recipe

- Missing separator error
- An example rule:

```
file.o: file.cpp file.hpp file2.hpp  
g++ -c file.cpp -o file.o
```

Automatic Variables (1)

12

- If we have: `file.o: file.cpp file.hpp file2.hpp`
- Then we can use:

```
$@ = file.o           (the target)
$^ = file.cpp file.hpp file2.hpp (all prerequisites)
$< = file.cpp         (the first prerequisite)
```

Automatic Variables (2)

13

- We can turn:

```
file.o: file.cpp file.hpp file2.hpp  
g++ -c file.cpp -o file.o
```

- Into:

```
file.o: file.cpp file.hpp file2.hpp  
g++ -c $< -o $@
```

Variables

14

- We can use variables to increase readability

```
FILES = src/file1.cpp \  
        src/file2.cpp
```

- Variables can be used as follows: (variable expansion)

```
$(FILES) or ${FILES}
```

Variable Assignment

15

- There are 2 ways to assign variables, = and :=

comment →

```
foo = abc  
bar = $(foo) bar  
foo = xyz  
# $(bar) is now "xyz bar"
```


Functions

16

- Functions are written in `$()`, the first word is the name

```
$(info Printing a variable: $(var))
```

```
$(wildcard *.txt)
```

```
FILES = $(shell find src/ -name "*.cpp" -type f)
```

Substitution Functions

17

- Output: file.cpp file3.cpp

```
$(patsubst pattern,replacement,text)  
$(patsubst %.o,%.cpp,file.o file2.s file3.o)
```

- Substitution reference:

```
$(var:pattern=replacement)  
$(var:%.o=%.cpp)
```

Recipe

18

- Recall the Makefile rule:
- Recipe can be multiple lines which are all executed

target: prerequisites
recipe

print-help:

echo This prints echo and the text

@echo This only prints the text

echo This doesn't show the text >/dev/null

Target

19

- The special target .PHONY is used for targets that are not files

```
.PHONY: all print-help clean  
all: $(EXE)  
# ...  
clean:  
    rm -f $(FILES)
```

Misagh Mohaghegh

Advanced Programming

University of Tehran

Multi-File Projects & Makefile

The End