
Stereo Vision on FPGA

Final Presentation (12/14) Alejandro Perez-Vicente, David Hernandez


Outline

- Background
- Objective
- Methods Used
- Implementation
- Results
- Conclusion
- Future Work


What is Stereo Vision?



What is a Convolutional Neural Network



Objective



Images from Stereo Camera

Depth Map

Point Cloud

Hardware Equipment



Parameter	KV260		
Device	Zynq® UltraScale+™ MPSoC		
Form factor	SOM + Carrier Card + Thermal Solution		
Starter kit dimensions	119mm x 140mm x 36mm		
Thermal cooling solution	Active (Fan + Heatsink)		
System logic cells	256K		
Block RAM blocks	144		
UltraRAM blocks	64		
DSP slices	1.2K		
Ethernet interface	One 10/100/1000 Mb/s		
DDR memory	4GB (4 x 512Mb x 16 bit) [non-ECC]		

Hardware Platform Design Tools








Vitis AI Integration Workflow


- Define Neural Network Architecture on Tensorflow/Pytorch framework
- Generate C++ code for the Al runtime on the FPGA accelerator by using Vitis Al precompiled libraries.
- Load Vitis DPU IPs, C++ runtimes and accelerated libraries onto the Petalinux custom board Image.



Vitis Al Workflow

Xilinx Deep Learning Processing Unit

- Xilinx offers several IP cores destined for Al/Deep Learning acceleration on FPGA logic.
- The DPU used for this project is optimized for Zynq UltraScale+.



DPU Configurations

Table 3. Resources of Different DPU Architectures

DPU Architecture	LUT	Register	Block RAM	DSP
B512 (4x8x8)	27893	35435	73.5	78
B800 (4x10x10)	30468	42773	91.5	117
B1024 (8x8x8)	34471	50763	105.5	154
B1152 (4x12x12)	33238	49040	123	164
B1600 (8x10x10)	38716	63033	127.5	232
B2304 (8x12x12)	42842	73326	167	326
B3136 (8x14x14)	47667	85778	210	436
B4096 (8x16x16)	53540	105008	257	562

FADNet

- Fast Accurate Disparity estimation Network
- Mostly formed by 2D based convolutional neural networks
- Operations inside the NN

 architecture are easy to
 compile, optimize and deploy
 on hardware accelerators







Fig. 7. The model etrusture of our proposed FADNet

Add DPU IP from VITIS-AI DPU-TRD repository to the Vivado design project




The DPU IP is encrypted so there is no way to look at its intellectual property design. However we can configure it in the design by GUI





Synthesize the design and generate a bitstream file, which will be altogether saved on a Xilinx Support Archive or .xsa extension file.

The Vitis platform generator will create a .xclbin binary. Unlike a common bitstream file, the xclbin file is designed so that the whole customized platform can be loaded during run-time without requiring to reboot the whole system.



Build the petalinux project with the Board Support Package of the kv260 board. This project will compile our hardware platform files

Device tree overlays are special device tree blob fragments that allow you to override specific parts of a device tree on-the-fly, before booting the operating system.

```
1
10
101
101
1010
kv260-dpu.bit kv260-dpu.dtsi kv260-dpu.xclbin shell.json
```

```
/dts-v1/;
/plugin/;
&fpga full {
   #address-cells = <2>;
   #size-cells = <2>:
   firmware-name = "kv260-benchmark-b4096.bit.bin";
   resets = <&zyngmp reset 116>, <&zyngmp reset 117>, <&zyngmp reset 118>, <&zyngmp reset 119>;
&zyngmp dpsub {
   status = "okay":
&zyngmp dp snd pcm0 {
   status = "okay";
&zynqmp dp snd pcm1 {
   status = "okay";
&zvngmp dp snd card0 {
   status = "okay";
&zyngmp dp snd codec0 {
   status = "okay":
&amba {
   afi0: afi0 {
       compatible = "xlnx,afi-fpga";
       config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 0>, <5 0>, <6 0>, <7 0>, <8 0>, <9 0>, <10 0>, <11 0>, <12 0>, <13 0>, <14 0x0>, <15 0x000>;
    clocking0: clocking0 {
        #clock-cells = <0>:
        assigned-clock-rates = <99999001>;
        assigned-clocks = <&zynqmp clk 71>;
       clock-output-names = "fabric clk";
       clocks = <&zvnamp clk 71>:
       compatible = "xlnx, fclk";
   clocking1: clocking1 {
        #clock-cells = <0>;
        assigned-clock-rates = <99999001>;
        assigned-clocks = <&zvngmp clk 72>:
       clock-output-names = "fabric clk";
       clocks = <&zvnomp clk 72>:
       compatible = "xlnx.fclk":
   /* zocl */
   zocl: zyxclmm drm {
       compatible = "xlnx,zocl";
       status = "okay":
       interrupt-parent = <&qic>;
       interrupts = <0 89 4>, <0 90 4>, <0 91 4>, <0 92 4>,
                <0 93 4>, <0 94 4>, <0 95 4>, <0 96 4>;
```

The DPUCZDX8G hardware platform must be loaded into the embedded linux for re-configuring the FPGA. After booting and logging into the MPSoC OS, we will use "xlnx-config" application manager. This program helps managing, installing and updating the FPGA firmware during runtime.

```
ubuntu@kria:~$ dexplorer --whoami
[DPU IP Spec]
                      : 2021-06-07 19:15:00
IP Timestamp
DPU Core Count
[DPU Core Configuration List]
DPU Core
DPU Enabled
                       : Yes
DPU Arch
                      : B4096
DPU Target Version
                      : v1.4.1
DPU Fregency
                      : 300 MHz
Ram Usage
                       : Low
DepthwiseConv
                       : Enabled
DepthwiseConv+Relu6 : Enabled
Conv+Leakvrelu
                      : Enabled
Conv+Relu6
                      : Enabled
Channel Augmentation : Enabled
                      : Enabled
Average Pool
```

```
buntu@kria:~$ sudo xlnx-config -x loadapp kv260-dpu
sudol password for ubuntu:
1120.304849] OF: overlay: WARNING: memory leak will occur if overlay removed, property: /fpqa-full/firmware-name
1120.314968] OF: overlay: WARNING: memory leak will occur if overlay removed, property: /fpqa-full/fpqa-config-from-dmabuf
1120.325933| OF: overlay: WARNING: memory leak will occur if overlay removed, property: /fpga-full/resets
1120.335498] OF: overlay: WARNING: memory leak will occur if overlay removed, property: /amba/zyngmp-display@fd4a0000/status
1120.346628] OF: overlay: WARNING: memory leak will occur if overlay removed, property: /amba/zynqmp-display@fd4a0000/zynqmp dp snd pcm0/status
1120.359410] OF: overlay: WARNING: memory leak will occur if overlay removed, property: /amba/zyngmp-display@fd4a0000/zyngmp dp snd pcm1/status
1120.372189 OF: overlay: WARNING: memory leak will occur if overlay removed, property: /amba/zyngmp-display@fd4a0000/zyngmp dp snd card/status
1120.384969] OF: overlay: WARNING: memory leak will occur if overlay removed, property: /amba/zyngmp-display@fd4a0000/zyngmp dp snd codec0/status
1120.397964] OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /overlay0
1120.407804 OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /overlay1
1120.417637 OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /afi0
1120.427121] OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /clocking0
1120.437046] OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /clocking1
1120.446968 OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /overlay2
1120.456801] OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /overlay11
1120.466723] OF: overlay: WARNING: memory leak will occur if overlay removed, property: / symbols /zocl
Accelerator loaded to slot 0
 1120.5650301 zocl-drm amba:zvxclmm drm: IRO index 8 not found
```

The FadNet processing consists of feeding the pre-processed image tensors across the different kernel tasks.

```
// ### kernel 0 part ###
task[0]->setImageRGB(left mats);
// store the input
vector<int8 t> data left = copy from tensor(input tensor left);
task[0]->run(0u);
// store the outputs of kernel 0
auto outputs l unsort = task[\theta] - sgetOutputTensor(\theta u);
vector<string> output names kθ = {"conv1", "conv2", "conv3"};
auto outputs l = sort tensors(outputs l unsort, output names k0);
vector<int8 t> data conv1 l = copy from tensor(outputs l[0]);
vector<int8 t> data conv2 l = copy from tensor(outputs l[1]);
vector<int8 t> data conv3a l = copy from tensor(outputs l[2]);
// ### kernel 1 part ###
auto input tensor right = task[1]->getInputTensor(0u)[0];
task[1]->setImageRGB(right mats);
vector<int8 t> data_right = copy from tensor(input_tensor_right);
task[1]->run(0u):
// cost volume
auto output tensor l = outputs l[2];
auto output tensor r = task[1]->getOutputTensor(θu)[θ];
auto input kernel 2 unsort = task[2]->getInputTensor(θu);
vector<string> input names k2 = {"3585", "input 34", "3581",
                                 "3582", "3583", "4236 inserted fix 30",
                                 "4236 inserted fix 16", "4237"};
auto input kernel 2 = sort tensors(input kernel 2 unsort, input names k2);
cost volume(output tensor l, output tensor r, input kernel 2[0]);
// run the rest kernel
copy into tensor(data conv3a l, input kernel 2[1], outputs l[2].fixpos);
copy into tensor(data convl l, input kernel 2[2], outputs l[0].fixpos);
copy into tensor(data conv2 l. input kernel 2[3], outputs l[1], fixpos);
copy into tensor(data left, input kernel 2[4], input tensor left.fixpos);
                               input kernel 2[5], input tensor left.fixpos);
copy into tensor(data left,
copy into tensor(data left,
                                input kernel 2[6], input tensor left.fixpos);
copy into tensor(data right,
                               input kernel 2[7], input tensor right.fixpos);
//exit(θ);
task[2]->run(θu);
```

Results














Paving Path Forward

- Create a video pipeline on FPGA to do real time processing on information retrieved
- Exploring Mobile Industry Processor Interface (MIPI) for embedded image cameras
- Triangulation, Monocular Depth, Multi-View reconstruction, segmentation algorithm on higher processing power FPGAs (ZCU104)

Currently working on







2D RGB Image

Depth map estimation

Point Cloud Mesh

Currently working on




Figure 1-2: MIPI CSI-2 RX Controller Core

References

- [1] https://www.xilinx.com/developer/products/vivado.html
- [2] https://www.xilinx.com/html docs/xilinx2019 2/vitis doc/dpu over.html
- [3] https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Introduction-to-the-Vitis-Environment-for-Acceleration
- [4] https://xilinx.github.io/kria-apps-docs/creating_applications/1.0/build/html/index.html
- [5]https://www.xilinx.com/products/design-tools/embedded-software/petalinux-sdk.html
- [6]https://www.xilinx.com/html_docs/vitis_ai/1_1/index.html
- [7]http://www.cvlibs.net/datasets/kitti/
- [8]https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/2057043969/Snaps+-+xlnx-config+Snap+for+Certified+Ubuntu+on+Xilinx+De vices
- [9] https://www.xilinx.com/html_docs/xilinx2019_2/vitis_doc/compiling_model.html
- [10] https://opencv.org
- [11] http://www.open3d.org/