



6.4. CMOS inverter

v digitalni sklopini $\rightarrow 0, 1$



MOSFET sklopke - invertori



LOŠE:

- na ulazu niska razina napona [1V], na izlazu je [0V]
- \rightarrow moguće samo ako teče struja kroz MOSFET i kroz OTPORNIK!
- \rightarrow ekstra trošuje snagu (pa tako i energije)

CMOS inverter





$$U_{GSp} = U_{UL} - U_{DD}$$

$$U_{OSp} = U_{Iz} - U_{DD}$$

$$U_{GSn} = U_{UL}$$

$$U_{OSn} = U_{Iz}$$

$$i_{Dn} = -i_{DP}$$



Stacionarna stanja - ulazni napon niske razine

triadno područje: $i_{Dp} = K_p (U_{GSp} - U_{GSOp}) U_{DSp}$

$$R_p = \frac{U_{DSp}}{i_{Dp}} = \frac{1}{K_p (U_{GSp} - U_{GSOp})} \sim k \cdot \Omega$$

izlazni napon visoke razine (napon logike 1)

$$\rightarrow U_1 = U_{DD}$$

-II- ulazni napon visoke razine

T_p ne vodi, T_n vodi - u početku triadnog područja



$$i_{Dn} = K_n (U_{GSn} - U_{GSOn}) U_{DSn}$$

$$R_n = \frac{U_{DSn}}{i_{Dn}} = \frac{1}{K_n (U_{GSn} - U_{GSOn})}$$

izlazni napon niske razine (napon logike 0) $U_0 \rightarrow 0$

\rightarrow ni u jednom trenutku ne vode oba tranzistora

PRILENOSTNA KARAKTERISTIKA



U_{p0} - napon praga oksidacije

$$U_{p0} = \frac{U_{DD}}{2}$$

- napon na ulazu \rightarrow izlaz bio log. 0

- napon na ulazu \rightarrow izlaz bio log. 1

Napon praga odklady

Prag odklady → točka u kojoj pravac $U_{IZ} = U_{UL}$ mijenja prenosnu karakteristiku

Za napon praga odklady $U_{PO} = U_{IZ} = U_{UL} \rightarrow$ tranzistori rade u zasićanju

$$I_{DN} = -I_{DP} \rightarrow -K_n (U_{PO} - U_{qson})^2 = -K_p (U_{PO} - U_{DD} - U_{qsoP})^2$$

$\underbrace{U_{PO}}_{U_{qsn}} \qquad \qquad \qquad \underbrace{U_{PO} - U_{DD} - U_{qsoP}}_{U_{qsp}}$

$$\Rightarrow r = \sqrt{\frac{-K_p}{K_n}} = \frac{U_{PO} - U_{qson}}{U_{PO} - U_{DD} - U_{qsoP}} > 0!$$

za RZ'kacso g'ocsoji trebamo minus $\rightarrow r = \frac{U_{PO} - U_{qson}}{U_{DD} - U_{PO} - U_{qsoP}}$

$$\Rightarrow U_{PO} = \frac{r(U_{DD} + U_{qsoP}) + U_{qson}}{1+r} \quad \xrightarrow{r=1} \quad U_{PO} = \frac{U_{DD}}{2}$$


1) $r=1$

2) $|U_{qsoP}| = |U_{qson}| \rightarrow U_{qsoP} = -U_{qson}$

$$1 \cdot \frac{(U_{DD} - U_{qson}) + U_{qson}}{2} = \frac{U_{DD}}{2}$$

→ odrediti je maksimalni napon za nisku razinu i minimalni napon za visoku razinu

Granice smetnje



$$G_{SN} = U_{ULN} - U_{IZN} = U_{ULN}$$

$$G_{SV} = U_{IZV} - U_{ULV} = U_{DD} - U_{ULV}$$

primjer:

$$U_{DD} = 2,5V$$

$$U_{ULN} = 1,04V \quad U_{ULV} = 1,46V$$

$$G_{SN} = U_{ULN} = 1,04$$

$$G_{SV} = U_{DD} - U_{ULV} = 2,5 - 1,46$$

$$G_{SV} = 1,04$$

G for nise mmoio

Primer 6.12.)

$$t_{ox} = 6 \text{ nm} \rightarrow \text{za oba}$$

$$U_{GSon} = -U_{GSOp} = 0,5 \text{ V}$$

$$\mu_n = 270 \text{ cm}^2/\text{Vs}$$

$$U_{DD} = 2,5 \text{ V}$$

$$\mu_p = 90 \text{ cm}^2/\text{Vs}$$

a) dužine kanala oba tranzistora jednake: $L_n = L_p$
izračunati $\frac{W_p}{W_n}$ za T_n i T_p

$$+ U_{Po} = \frac{U_{DD}}{2} = 1,25 \text{ V}$$

$$C_{oxn} = C_{oxp}$$

U_{GS} komplementarni $\rightarrow r=1$ za $U_{Po} = \frac{U_{DD}}{2} \Rightarrow k_n = -k_p$

$$\frac{-k_p}{k_n} = \frac{+\mu_p \cdot C_{oxp} \cdot \frac{W_p}{L_p}}{\mu_n \cdot C_{oxn} \cdot \frac{W_n}{L_n}} = \frac{\mu_p W_p}{\mu_n W_n} = 1 \rightarrow \frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} = 3$$

← e
širine


CMOS DIG SKLOPOVI: PMOS mora biti $W_p \approx 3W_n$

moramo raditi
3 puta veće p kanalu
PMOS-ERE

b) Izračunati nenu vrijednost napona praga okidačja U_{Po} ako se širina kanala tranzistora T_p u odnosu sa širinom iz a) udvostručiti

$$r = \sqrt{\frac{-k_p}{k_n}} = \sqrt{\frac{\mu_p W_p}{\mu_n W_n}} = \sqrt{\frac{\mu_p}{\mu_n} \cdot 3 \times 3} = 1,73$$

$$U_{Po} = \frac{r(U_{DD} + U_{GSOp}) + U_{GSOn}}{1+r} = \underline{1,45 \text{ V}} \quad U_{DD} = 2,5 \text{ V}, \quad \frac{U_{DD}}{2} = 1,25 \text{ V}$$




T_p povećali smo širinu T_p
odgovorom za pritesajući relaz na višoku razinu

$W_p \uparrow \rightarrow k_p \uparrow$ prije će ući u završicu za
ISTE napon!


• pomičanje p.k. udesmo:

$$r=1 \rightarrow Q_{SN} = Q_{SV}$$

Vremenski odziv





CT → izl. kapaciteti MOSFET-a
 - parazitski kapaciteti linija
 - vlasni kapaciteti sklopova
 spojenih na izlaz invertora



praznjenje preko Tn

Vremene kašnjenja



$$I_D = \frac{K}{2} (U_{GS} - U_{qsn})^2$$

$$i_{Dn} \sim C \cdot \frac{dU}{dt} \rightarrow i_{Dn} \cdot dt = -C dU_{iz}$$

$$t_{dlVN} = -CT \int_{U_{DD}}^{\frac{U_{DD}}{2}} \frac{dU_{iz}}{i_{Dn}(U_{iz})}$$

$$\Rightarrow t_{dlVN} \approx \frac{CT (U_{DD} - \frac{U_{DD}}{2})}{\frac{K_n}{2} (U_{DD} - U_{qsn})^2}$$

$$\rightarrow t_{dlVN} = \frac{CT U_{DD}}{K_n (U_{DD} - U_{qsn})^2} \text{ n-kanalni}$$

$$\rightarrow t_{dlNV} = \frac{CT U_{DD}}{-K_p (U_{DD} + U_{qsp})^2} \text{ p-kanalni}$$

- ali nam je da je kašnjenje što manje

→ povećavamo strujne koeficiente bla bla

Primer 6.13) Za CMOS iz prethodnog PR:

$$t_{dVN} = ?$$

$$C_T = 10 \text{ fF}$$

$$W_n = 2L_n = 0,5 \mu\text{m}$$

Kolika je W_p ako $L_n = L_p$ da bi t_{dNV} bilo jednako vremenu kašnjenja t_{dVN} ?

$t_{dVN} \rightarrow$ ako provede n-kanalni

$$t_{dVN} = \frac{C_T V_{DD}}{K_n (V_{DD} - U_{qsn})^2}$$

$$K_n = \mu_n \cdot C_{ox} \cdot \frac{W_n}{L_n}$$

$$C_{ox} = \frac{\epsilon_0 \epsilon_{r,ox}}{t_{ox}} = \frac{3,9 \cdot 8,854 \times 10^{-14} \frac{\text{F}}{\text{cm}}}{6 \times 10^{-7} \text{ cm}} \left[\frac{\text{F}}{\text{cm}^2} \right]$$

$$C_{ox} = 576 \text{ nF/cm}^2$$

$$\rightarrow K_n = 270 \cdot \frac{\text{cm}^2}{\text{Vs}} \cdot 576 \cdot 10^{-9} \frac{\text{F}}{\text{cm}^2} \cdot 2 = 311 \mu\text{A/V}^2$$


$$t_{dVN} = \frac{10 \times 10^{-15} \cdot 2,5}{311 \times 10^6 \cdot (2,5 - 0,5)^2} = \boxed{20,1 \text{ ps}}$$

$$W_p = ? \quad t_{dNV} = t_{dVN}$$



$$U_{qsn} = U_{qsp} \rightarrow K_n = -K_p$$

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} = \frac{270}{90} = 3 \rightarrow W_p = 3 \cdot W_n = 3 \cdot 0,5$$

$$W_p = 1,5 \mu\text{m}$$



Disipacija snage



$$E_{DD} = \int_0^\infty \underbrace{i_{DD} \cdot U_{DD}}_{P(t) \cdot dt} dt = U_{DD} \int_0^\infty C_T \frac{dU_{iz}}{dt} dt = C_T U_{DD} \int_0^{U_{DD}} dU_{iz} = \underline{C_T \cdot U_{DD}^2}$$

$$E_C = \int_0^\infty i_{DD} U_{iz} dt = \int_0^\infty C_T \frac{dU_{iz}}{dt} U_{iz} dt = C_T \int_0^{U_{DD}} U_{iz} \cdot dU_{iz} \Rightarrow \underline{\underline{\frac{C_T U_{DD}^2}{2}}}$$

polu proizvedene en. otpada na kapacitet

→ smanjivanjem ulaznog napona → $P \propto$ jer pada \propto kvadratom

$$(P = C_T \cdot \underline{U_{DD}^3} \cdot f)$$

Primer 6.14)

$$U_{DD} = 2,5V \quad C_T = 10fF \quad f = 1GHz$$

$$P = ?$$

$$(1 \text{ perioda}) \quad E_{DD} = C_T U_{DD}^2 = 10^{-14} \cdot 2,5^2 = \underline{62,5 fJ}$$

$$P = C_T \cdot U_{DD}^2 \cdot f = E_{DD} \cdot f = \underline{62,5 \mu W} \times 1 \text{ CMOS inverter}$$

× ali to je na jednom čipiću

→ na 100 milijuna čipića to bude puno