ZBRAJALO

ARCHITECTURE arch OF primitiv IS

BEGIN

END arch;

signal m,n:std_logic_vector(1 downto 0);

kompl:entity work.b1kompl port map (b,n); mux:entity work.dmux port map (b,n,oper,m); fulladder:entity work.FA port map (a,m,cin,r,cout);

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY zbrajalo IS port (
a:in std_logic_vector (7 downto 0);
b:in std logic vector (7 downto 0);
oper:in std logic;
r:out std_logic_vector (7 downto 0);
cout:out std_logic);
end zbrajalo;
ARCHITECTURE arch OF zbrajalo IS
signal c1,c2,c3:std_logic;
BEGIN
prim1:entity work.primitiv port map (a(1 downto 0), b(1 downto 0), oper, oper, r(1 downto 0), c1);
prim2:entity work.primitiv port map (a(3 downto 2), b(3 downto 2), c1,oper, r(3 downto 2), c2);
prim3:entity work.primitiv port map (a(5 downto 4), b(5 downto 4), c2,oper, r(5 downto 4), c3);
prim4:entity work.primitiv port map (a(7 downto 6), b(7 downto 6), c3,oper,r(7 downto 6), cout);
END arch;
PRIMITIV
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY primitiv IS port (
a:in std_logic_vector (1 downto 0);
b:in std_logic_vector (1 downto 0);
cin: in std_logic;
oper:in std_logic;
r:out std_logic_vector (1 downto 0);
cout:out std_logic);
end primitiv;
```

B1KOMPL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY b1kompl IS port (
x:in std_logic_vector (1 downto 0);
y:out std_logic_vector (1 downto 0));
end b1kompl;
ARCHITECTURE arch OF b1kompl IS
BEGIN
y(1) \le not x(1) after 10 ns;
y(0) <= x(0) after 10 ns;
END arch;
DMUX
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY dmux IS port (
x:in std_logic_vector (1 downto 0);
y:in std_logic_vector (1 downto 0);
s:in std_logic;
z:out std_logic_vector (1 downto 0));
end dmux;
ARCHITECTURE arch OF dmux IS
BEGIN
z(1) \le (x(1) \text{ and not s}) or (y(1) \text{ and s}) after 10 ns;
z(0) \le (x(0)) and not s) or (y(0)) and s) after 10 ns;
END arch;
```

FULLADDER

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY FA IS port (
a: in std_logic_vector(1 downto 0);
b: in std_logic_vector(1 downto 0);
cin: in std_logic;
r: out std_logic_vector(1 downto 0);
cout: out std_logic);
end FA;
```

ARCHITECTURE arch OF FA IS

BEGIN

 $r(1) \le r(1) \le r(1) \le r(1)$ and not a(0) and not b(1) and not b(0) and not cin) or (not a(1) and not a(0) and not b(1) and b(0) and cin) or (not a(1) and not a(0) and b(1) and not b(0) and cin) or (not a(1) and not a(0) and b(1) and b(0) and cin) or (not a(1) and a(0) and not b(1) and not b(0) and not cin) or (not a(1) and a(0) and b(1) and not b(0) and cin) or (not a(1) and a(0) and b(1) and b(0) and cin) or (a(1) and not a(0) and b(1) and not b(0) and cin) or (a(1) and not a(0) and not b(1) and not b(0) and not cin) or (a(1) and not a(0) and b(1) and b(0) and not cin) or (a(1) and a(0) and not b(1) and b(0) and cin) or (a(1) and a(0) and not b(1) and not b(0) and cin) or (a(1) and a(0) and not b(1) and b(0) and cin) or (a(1) and a(0) and b(1) and b(0) and not cin) or (a(1) and a(0) and b(1) and b(0) and not cin) after 10 ns;

 $r(0) \le r(0) \le r(0)$ and not a(0) and not b(1) and not b(0) and not cin) or (not a(1) and not a(0) and not b(1) and b(0) and cin) or (not a(1) and not a(0) and b(1) and b(0) and cin) or (not a(1) and a(0) and b(1) and b(0) and cin) or (not a(1) and a(0) and not b(1) and not b(0) and cin) or (not a(1) and a(0) and not b(1) and not b(0) and not cin) or (not a(1) and a(0) and b(1) and not b(0) and not cin) or (a(1) and not a(0) and not b(1) and b(0) and cin) or (a(1) and not a(0) and b(1) and not b(0) and cin) or (a(1) and not a(0) and b(1) and not b(0) and not cin) or (a(1) and not a(0) and b(1) and not b(0) and not cin) or (a(1) and a(0) and not b(1) and not b(0) and not cin) or (a(1) and a(0) and b(1) and not b(0) and not cin) or (a(1) and a(0) and b(1) and b(0) and cin) after 10 ns;

cout<= (not a(1) and not a(0) and not b(1) and not b(0) and not cin) or (not a(1) and not a(0) and not b(1) and not b(0) and cin) or (not a(1) and not a(0) and not b(1) and b(0) and cin) or (not a(1) and not a(0) and b(1) and not b(0) and cin) or (not a(1) and not a(0) and b(1) and b(0) and cin) or (not a(1) and not a(0) and b(1) and b(0) and cin) or (not a(1) and not a(0) and b(1) and b(0) and cin) or (not a(1) and a(0) and not b(1) and not b(0) and cin) or (not a(1) and a(0) and not b(1) and not b(0) and cin) or (a(1) and a(0) and not b(1) and not b(0) and cin) or (a(1) and a(0) and not b(1) and not b(0) and cin) or (a(1) and a(0) and not b(1) and not b(0) and cin) or (a(1) and a(0) and not b(1) and b(0) and cin) or (a(1) and a(0) and b(1) and b(0) and cin) or (a(1) and a(0) and b(1) and b(0) and cin) after 10 ns;

END arch;