```
B-1 komplement
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY B1kompl IS PORT(
        x: IN STD LOGIC VECTOR(1 DOWNTO 0);
        y: OUT STD LOGIC VECTOR(1 DOWNTO 0)
);
END B1kompl;
ARCHITECTURE arch OF B1kompl IS
BEGIN
        y(0) \le not x(0) after 10 ns;
        y(1) \le not x(1) after 10 ns;
END arch;
dmux
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY dmux IS PORT (
       x: IN STD LOGIC VECTOR(1 DOWNTO 0);
        y: IN STD LOGIC VECTOR(1 DOWNTO 0);
        s: IN STD LOGIC;
        z: OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
);
END dmux;
ARCHITECTURE arch OF dmux IS
BEGIN
        z(1) \le (not s and x(1)) or (s and y(1)) after 10 ns;
        z(0) \le (\text{not s and } x(0)) \text{ or (s and } y(0)) \text{ after 10 ns;}
END arch;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
ENTITY FA IS PORT (
                    a: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
                    b: IN STD LOGIC VECTOR(1 DOWNTO 0);
                     cin: IN STD_LOGIC;
                     r: OUT STD LOGIC VECTOR(1 DOWNTO 0);
                     cout: OUT STD LOGIC
);
END FA;
ARCHITECTURE arch OF FA IS
BEGIN
                    r(1) \le (\text{not } a(1) \text{ and } a(0) \text{ and } b(1) \text{ and } b(0)) \text{ or } (\text{not } a(1) \text{ and not } a(1) \text{ and }
b(1) and not b(0) and not cin) or (not a(1) and not a(0) and not b(1) and
not cin) or (a(1) and a(0) and not b(1) and b(0)) or (not \ a(1)) and b(1) and
b(0) and cin) or (a(1) and b(1) and not b(0) and not cin) or (not a(1) and
not a(0) and not b(1) and not b(0)) or (a(1) and not a(0) and b(1) and not
b(0)) or (a(1) and not b(1) and b(0) and cin) or (a(1) and a(0) and not
b(1) and cin) or (not a(1) and a(0) and b(1) and cin) or (a(1) and not a(0)
and b(1) and not cin) after 10 ns;
                    r(0) \le (a(0) \text{ and not } b(0) \text{ and not cin) or } (a(0) \text{ and } b(0) \text{ and cin)}
or (not a(0) and b(0) and not cin) or (not a(0) and not b(0) and cin);
                    cout \leftarrow (not a(1) and a(0) and b(0)) or (not a(1) and not b(1)) or
 (a(0)) and not b(1) and b(0)) or (not a(1) and b(0) and cin) or (not b(1)
and b(0) and cin) or (a(0) and not b(1) and cin) or (not a(1) and a(0) and
cin) after 10 ns;
END arch;
primitiv
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
ENTITY primitiv IS PORT(
                     a: IN STD LOGIC VECTOR(1 DOWNTO 0);
                    b: IN STD LOGIC VECTOR(1 DOWNTO 0);
                     cin: IN STD LOGIC;
                    oper: IN STD LOGIC;
                    r: OUT STD LOGIC VECTOR(1 DOWNTO 0);
                     cout: OUT STD LOGIC
);
END primitiv;
ARCHITECTURE arch OF primitiv IS
                     signal i,j: STD_LOGIC_VECTOR(1 DOWNTO 0);
BEGIN
```

```
DOWNTO 0));
       mux: ENTITY WORK.dmux PORT MAP(b(1 DOWNTO 0),i(1 DOWNTO 0), oper,
j(1 DOWNTO 0));
        full adder: ENTITY WORK.FA PORT MAP(a(1 DOWNTO 0), j(1 DOWNTO 0),
cin, r(1 DOWNTO 0), cout);
END arch;
zbrajalo
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY zbrajalo IS PORT(
       a: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        oper: IN STD LOGIC;
        r: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        cout: OUT STD LOGIC
);
END zbrajalo;
ARCHITECTURE arch OF zbrajalo IS
       SIGNAL i: STD LOGIC VECTOR(2 DOWNTO 0);
BEGIN
        zbroj0: ENTITY WORK.primitiv PORT MAP(a(1 DOWNTO 0), b(1 DOWNTO 0),
oper, oper, r(1 DOWNTO 0), i(0));
        zbroj1: ENTITY WORK.primitiv PORT MAP(a(3 DOWNTO 2), b(3 DOWNTO 2),
i(0), oper, r(3 DOWNTO 2), i(1));
        zbroj2: ENTITY WORK.primitiv PORT MAP(a(5 DOWNTO 4), b(5 DOWNTO 4),
i(1), oper, r(5 DOWNTO 4), i(2));
        zbroj3: ENTITY WORK.primitiv PORT MAP(a(7 DOWNTO 6), b(7 DOWNTO 6),
```

i(2), oper, r(7 DOWNTO 6), cout);

END arch;

b1komplement: ENTITY WORK.B1kompl PORT MAP(b(1 DOWNTO 0), i(1