## FA

END arch;

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 ENTITY FA IS PORT(
                               a: IN STD LOGIC VECTOR(1 DOWNTO 0);
                               b: IN STD LOGIC VECTOR(1 DOWNTO 0);
                               cin: IN STD LOGIC;
                               r: OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
                               cout: OUT STD_LOGIC
);
END FA;
ARCHITECTURE arch OF FA IS
 BEGIN
    cout <= ((not a(1) and a(0) and not b(1) and cin) or (not a(1) and not b(1) and b(0) and cin) or (not a(1) and not b(1) and cin) or (not a(1) and not cin) or (not 
                                   (not a(0) and b(1) and not b(0)) or (not a(1) and a(0) and not b(1) and b(0)) or
                                   (b(1)) and not b(0) and cin) or (a(1)) and not a(0) and not b(1) or
                                   (a(1)) and not a(0) and cin) or (not a(1) and b(1) and not b(0))) after 10 ns;
    r(1) \le ((a(1) \text{ and not } a(0) \text{ and } b(1) \text{ and cin}) \text{ or (not } a(1) \text{ and not } a(0) \text{ and not } b(1) \text{ and cin}) \text{ or } a(1) \le a(1) \text{ and not } a(1) \text{ and n
                                 (a(1) and b(1) and b(0) and not cin) or (a(1) and a(0) and b(1) and not b(0)) or
                                 (not a(1) and not b(1) and b(0) and not cin) or (not a(1) and a(0) and not b(1) and not b(0)) or
                                 (not a(1) and not a(0) and b(1) and not b(0) and not cin) or
                                 (a(1) and not a(0) and not b(1) and not b(0) and not cin) or
                                 (a(1) and a(0) and not b(1) and b(0) and cin) or (not a(1) and a(0) and b(1) and b(0) and cin)) after 10 ns;
    r(0) <= ((a(0) \text{ and } b(0) \text{ and not cin}) \text{ or (not } a(0) \text{ and not } b(0) \text{ and not cin) or (not } a(0) \text{ and } b(0) \text{ and cin) or }
                                 (a(0) and not b(0) and cin)) after 10 ns;
 END arch;
B1KOMPL
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
ENTITY b1kompl IS PORT(
                               x: IN STD LOGIC VECTOR(1 DOWNTO 0);
                               y: OUT STD LOGIC VECTOR(1 DOWNTO 0)
);
END b1kompl;
ARCHITECTURE arch OF b1kompl IS
BEGIN
        y(1) <= x(1) after 10 ns;
        y(0) \le not x(0) after 10 ns;
```

## **DMUX**

END arch;

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY dmux IS PORT(
       x: IN STD LOGIC VECTOR(1 DOWNTO 0);
       y: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
       op: IN STD_LOGIC;
       z: OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
);
END dmux;
ARCHITECTURE arch OF dmux IS
BEGIN
  z(1) <= (x(1) \text{ and not op}) \text{ or } (y(1) \text{ and op}) \text{ after 10 ns};
  z(0) \le (x(0)) and not op) or (y(0)) and op) after 10 ns;
END arch;
PRIMITIV
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
ENTITY primitiv IS PORT(
       a: IN STD LOGIC VECTOR(1 DOWNTO 0);
       b: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
       cin: IN STD LOGIC;
       oper: IN STD LOGIC;
       r: OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
       cout: OUT STD_LOGIC
);
END primitiv;
ARCHITECTURE arch OF primitiv IS
  signal i,j: std logic vector(1 DOWNTO 0);
BEGIN
  b1kompl:entity work.b1kompl port map(b(1 DOWNTO 0),i(1 DOWNTO 0));
  mux:entity work.dmux port map(b(1 DOWNTO 0),i(1 DOWNTO 0),oper,j(1 DOWNTO 0));
  fa:entity work.FA port map(a(1 DOWNTO 0),j(1 DOWNTO 0),cin,r,cout);
```

## **ZBRAJALO**

library IEEE;

```
use IEEE.STD LOGIC 1164.ALL;
ENTITY zbrajalo IS PORT(
       a: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
       b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
       oper: IN STD_LOGIC;
       r: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
       cout: OUT STD_LOGIC
);
END zbrajalo;
ARCHITECTURE arch OF zbrajalo IS
 signal c1,c2,c3: std_logic;
BEGIN
  prim1:entity work.primitiv port map(a(1 DOWNTO 0),b(1 DOWNTO 0),oper,oper,r(1 DOWNTO 0),c1);
 prim2:entity work.primitiv port map(a(3 DOWNTO 2),b(3 DOWNTO 2),c1,oper,r(3 DOWNTO 2),c2);
  prim3:entity work.primitiv port map(a(5 DOWNTO 4),b(5 DOWNTO 4),c2,oper,r(5 DOWNTO 4),c3);
 prim4:entity work.primitiv port map(a(7 DOWNTO 6),b(7 DOWNTO 6),c3,oper,r(7 DOWNTO 6),cout);
END arch;
```