

## **FA:**

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
ENTITY FA IS PORT(  
    a: IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
    b: IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
    cin: IN STD_LOGIC;  
    r: OUT STD_LOGIC_VECTOR(1 DOWNTO 0);  
    cout: OUT STD_LOGIC  
);  
END FA;
```

ARCHITECTURE arch OF FA IS

BEGIN

$r(1) \leq (a(1) \text{ and } a(0) \text{ and } b(1) \text{ and not } b(0)) \text{ or } (a(1) \text{ and } a(0) \text{ and not } b(1) \text{ and not } b(0)) \text{ or } (a(1) \text{ and not } b(1) \text{ and } b(0) \text{ and cin}) \text{ or } (a(1) \text{ and not } a(0) \text{ and not } b(1) \text{ and not cin}) \text{ or } (\text{not } a(1) \text{ and } b(1) \text{ and } b(0) \text{ and cin}) \text{ or } (\text{not } a(1) \text{ and not } a(0) \text{ and } b(1) \text{ and not cin}) \text{ or } (\text{not } a(1) \text{ and } a(0) \text{ and not } b(1) \text{ and } b(0) \text{ and not cin}) \text{ or } (a(1) \text{ and } a(0) \text{ and } b(1) \text{ and } b(0) \text{ and not cin}) \text{ or } (\text{not } a(1) \text{ and not } a(0) \text{ and not } b(1) \text{ and not } b(0) \text{ and cin}) \text{ or } (a(1) \text{ and not } a(0) \text{ and } b(1) \text{ and not } b(0) \text{ and cin})$  after 10 ns;

$r(0) \leq (a(0) \text{ and not } b(0) \text{ and not cin}) \text{ or } (a(0) \text{ and } b(0) \text{ and cin}) \text{ or } (\text{not } a(0) \text{ and } b(0) \text{ and not cin}) \text{ or } (\text{not } a(0) \text{ and not } b(0) \text{ and cin})$  after 10 ns;

$\text{cout} \leq (a(1) \text{ and not } a(0) \text{ and } b(0) \text{ and cin}) \text{ or } (a(0) \text{ and } b(1) \text{ and not } b(0) \text{ and cin}) \text{ or } (\text{not } a(1) \text{ and } a(0) \text{ and } b(0)) \text{ or } (a(1) \text{ and not } b(1) \text{ and } b(0)) \text{ or } (a(1) \text{ and not } a(0) \text{ and } b(1) \text{ and not } b(0)) \text{ or } (\text{not } b(1) \text{ and } b(0) \text{ and cin}) \text{ or } (\text{not } a(1) \text{ and } a(0) \text{ and cin}) \text{ or } (\text{not } a(1) \text{ and } a(0) \text{ and } b(1))$  after 10 ns;

END arch;

## **Bikompl:**

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
ENTITY b1kompl IS PORT(  
    x: in std_logic_vector (1 downto 0);  
    y: out std_logic_vector (1 downto 0));  
end b1kompl;
```

ARCHITECTURE arch OF b1kompl IS

BEGIN

$y(1) \leq x(1)$  after 10 ns;  
 $y(0) \leq \text{not } x(0)$  after 10 ns;  
END arch;

## **Dmux:**

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
ENTITY dmux IS PORT(  
    x: in std_logic_vector (1 downto 0);  
    y: in std_logic_vector (1 downto 0);  
    s: in std_logic;  
    z: out std_logic_vector (1 downto 0));  
end dmux;
```

```
ARCHITECTURE arch OF dmux IS
```

```
BEGIN  
    z(1) <= (not s and x(1)) or (s and y(1)) after 10 ns;  
    z(0) <= (not s and x(0)) or (s and y(0)) after 10 ns;  
END arch;
```

## **Zbrajalo:**

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
ENTITY zbrajalo IS PORT(  
    a : in std_logic_vector (7 downto 0);  
    b : in std_logic_vector (7 downto 0);  
    oper : in std_logic;  
    r : out std_logic_vector (7 downto 0);  
    cout: out std_logic);  
end zbrajalo;
```

```
ARCHITECTURE arch OF zbrajalo IS
```

```
    SIGNAL iu : std_logic_vector (2 downto 0);
```

```
BEGIN
```

```
prim1 : ENTITY work.primitiv PORT MAP (a(1 downto 0), b(1 downto 0), oper, oper, r(1 downto 0), iu(0));  
prim2 : ENTITY work.primitiv PORT MAP (a(3 downto 2), b(3 downto 2), iu(0), oper, r(3 downto 2), iu(1));  
prim3 : ENTITY work.primitiv PORT MAP (a(5 downto 4), b(5 downto 4), iu(1), oper, r(5 downto 4), iu(2));  
prim4 : ENTITY work.primitiv PORT MAP (a(7 downto 6), b(7 downto 6), iu(2), oper, r(7 downto 6), cout);
```

```
END arch;
```

## **Primitiv:**

```
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
```

```
ENTITY primitiv IS PORT(
```

```
  a : in std_logic_vector (1 downto 0);
```

```
  b : in std_logic_vector (1 downto 0);
```

```
  cin : in std_logic;
```

```
  oper : in std_logic;
```

```
  r : out std_logic_vector (1 downto 0);
```

```
  cout : out std_logic);
```

```
end primitiv;
```

```
ARCHITECTURE arch OF primitiv IS
```

```
  SIGNAL i,u : std_logic_vector (1 downto 0);
```

```
BEGIN
```

```
  b1kompl : ENTITY work.b1kompl PORT MAP (b, i);
```

```
  dmux: ENTITY work.dmux PORT MAP (b, i, oper, u);
```

```
  FA: ENTITY work.FA PORT MAP (a, u, cin, r, cout);
```

```
END arch;
```