

# Lab 12: Pipeline Fetch and Decode

Jiasen Zhou, Jon Johnston

April 28, 2019

## 1 Executive Summary

The goal of this lab was to pipeline the Fetch and Decode stages of the finished datapath. The Execute, Memory, and Writeback stages are commented out to isolate the Fetch and Decode stages of the datapath. The pipeline buffers between the stages are added so that the datapath still operated correctly. Some additional registers are added to demonstrate the future operation of the pipeline. The lab is successful, and the Fetch and Decode stages of the datapath are now pipelined.

## 2 Test Report

To verify operation of these modules, this lab required one test bench.

1. Pipeline Test Bench

### 2.1 Pipeline Test Bench

The Pipeline Test Bench contains:

1. Inputs
  - (a) `branch_target` - branch address
  - (b) `pc_src` - the control of branch mux
  - (c) `reset` - set the current pc to be 0
2. Outputs
  - (a) `uncond_branch_id`, `branch_id`, `mem_read_id`, `mem_to_reg_id`, `mem_write_id`, `ALU_src_id`, `reg_write_id`, `ALU_op_id`, `opcode_id`, `read_data1_id`, `read_data2_id`, `sign_extended_output_id`, `cur_pc_id` - control signals that stored in buffer

The pipelined datapath takes the standard ten instructions and runs them through the Fetch and Decode stages to ensure that the correct values are being operated on in each stage. Operation of the testbench is verified by comparing the Simulation Results with the Expected Results Table. The pipelined Fetch and Decode stages operate as expected.


Figure 1: Pipeline Buffer Table.

Input		Fetch		Decode				Execute				Memory				Write Back			
		Src	Output	Dst	Input	Src	Output	Dst	Input	Src	Output	Dst	Input	Src	Output	Dst			
pc_src	if													pc_src					
branch_target	if								branch_target	if									
		cur_pc_if	ID	cur_pc_if	IF	cur_pc_id	IF	IE	cur_pc_id	ID	cur_pc_ie	ID	cur_pc_ie	IE	cur_pc_im	1W			
		instruction_if	ID	instruction_if	IF														
				write_data_1w	1W											write_data_1w			
				write_register_1w	1W	write_register_id	1W	write_register_id	1W	write_register_id	1W	write_register_id	1W	write_register_id	1W	write_data_1w			
				reg_write_1w	1W	reg_write_id	1W	reg_write_id	1W	reg_write_id	1W	reg_write_id	1W	reg_write_id	1W	reg_write_1w			
						sign_extended_output_id	IE	sign_extended_output_id	ID										
				uncondbranch_id	1M					uncondbranch_id	1M	uncondbranch_id	1M	uncondbranch_id	1M				
				branch_id	1M	branch_id	1M	branch_id	1M	branch_id	1M	branch_id	1M	branch_id	1M				
				mem_read_id	1M	mem_read_id	1M	mem_read_id	1M	mem_read_id	1M	mem_read_id	1M	mem_read_id	1M				
				mem_to_reg_id	1M	mem_to_reg_id	ID	mem_to_reg_id	1W	mem_to_reg_id	1W	mem_to_reg_id	1W	mem_to_reg_id	1W	mem_to_reg_id			
				alu_op_id	1M	alu_op_id	ID												
				mem_write_id	1M	mem_write_id	ID	mem_write_id	ID	mem_write_id	1M	mem_write_id	1M	mem_write_id	1M				
				alu_src_id	1M	alu_src_id	ID												
				read_data1_id	1M	read_data1_id	ID												
				read_data2_id	1M	read_data2_id	IE/1M	read_data2_id	ID	read_data2_id	1M	read_data2_id	1M	read_data2_id	1M				
				opcode_id	1M	opcode_id	ID												
										alu_result_id	1M	alu_result_id	1M	alu_result_id	1M				
										zero_id	1M	zero_id	1M	zero_id	1M				
														read_data_id	1W	read_data_id			
															1M				

Figure 2: Expected Results Table.

	Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5	Instruction 6	Instruction 7	Instruction 8	Instruction 9	Instruction 10
Instruction	LDUR X9, [X22, #64]	ADD X10, X19, X9	SUB X11, X20, X10	STUR X11, [X22, #96]	CBZ X11, -5	CBZ X9, 8	B 64	B -55	ORR X9, X10, X21	AND X9, X22, X10
Machine instruction (hex)	F84d2c3	8B09026A	CBA0A2B8	F86602CB	B4FFFF6B	B4000109	14000040	17FFFFC9	AA150149	BAA02C39
opcode (binary)	1111100010	10001011000	110101011000	11111000000	10101100	1010100	000101	000101	1010101000	100010100
sign_extended_output (hex)	000000000000000040	000000000000000000	000000000000000000	000000000000000060	FFFFFFFFFFFFFFF8	000000000000000008	000000000000000040	FFFFFFFFFFFFFFC9	000000000000000000	000000000000000000
reg2_loc	0	0	0	1	1	1	1	0	0	0
branch	0	0	0	0	1	1	0	0	0	0
mem_read	1	1	0	0	0	0	0	0	0	0
mem_to_reg	1	0	0	0	0	0	0	0	0	0
alu_op	00	10	10	00	01	01	00	00	00	10
mem_write	0	0	0	1	0	0	0	0	0	0
alu_src	1	0	0	1	0	0	0	0	0	0
reg_write	1	1	1	0	0	0	0	0	0	1
uncondbranch	0	0	0	0	0	0	1	1	0	0
write_data (decimal)	20	30	0	X	X	X	X	X	X	30
read_data (decimal)	10	10	30	16	X	X	X	X	X	30
read_data2 (decimal)	20	X	20	X	20	X	20	X	X	0
branch_target	X	-4	8	396	-4	32	280	-192	32	0
alu_result	80	30	0	112	0	20	X	X	X	30
zero	0	0	1	0	1	0	0	0	0	0

Figure 3: Timing Diagram of the Pipeline test.



### 3 Code Appendix

Listing 1: Verilog code for testing the pipelined datapath

```
'include "definitions.vh"

module pipeline;

    reg reset;
    wire [INSTR_LEN-1:0] instruction_if;
    wire uncond_branch_id, branch_id,
        mem_read_id, mem_to_reg_id,
        mem_write_id, reg_write_id,
        ALU_src_id, clk;
    // Future
    /* zero_ie, pc_src, uncond_branch_ie,
       branch_ie, mem_read_ie, mem_to_reg_ie,
       mem_to_reg_im, mem_write_ie, reg_write_ie,
       reg_write_im, reg_write_iw,*/
    wire [1:0] ALU_op_id;
    wire [4:0] write_register_id;
    // Future
    /* write_register_ie, write_register_im,
       write_register_iw*/
    wire [WORD-1:0]
        cur_pc_if, cur_pc_id,
        read_data1_id,
        read_data2_id,
        sign_extended_output_id;
    // Future
    /* branch_target, cur_pc_ie, cur_pc_im,
       read_data_im, read_data2_ie, write_data_iw,
       alu_result_ie*/
    wire [10:0] opcode_id;

    // Temporary Registers for Simulation
    reg pc_src, uncond_branch_ie, branch_ie,
        mem_read_ie, mem_to_reg_ie, mem_write_ie,
        reg_write_ie, reg_write_iw;
    reg [4:0] write_register_iw;
    reg [WORD-1:0] branch_target, cur_pc_ie,
        read_data2_ie, write_data_iw;

    // Base Clock
    oscillator r_clk(.clk(clk));
```

```

// Fetch Stage
fetch fetch_mod(
    .clk(clk),
    .reset(reset),
    .branch_target(branch_target),
    .pc_src(pc_src),
    .instruction_if(instruction_if),
    .cur_pc_if(cur_pc_if));

// Decode Stage
iDecode decode_mod(
    .cur_pc_if(cur_pc_if),
    .cur_pc_id(cur_pc_id),
    .write_data_iw(write_data_iw),
    .write_register_iw(write_register_iw),
    .write_register_id(write_register_id),
    .reg_write_iw(reg_write_iw),
    .reg_write_id(reg_write_id),
    .instruction_if(instruction_if),
    .uncond_branch_id(uncond_branch_id),
    .branch_id(branch_id),
    .mem_read_id(mem_read_id),
    .mem_to_reg_id(mem_to_reg_id),
    .mem_write_id(mem_write_id),
    .ALU_src_id(ALU_src_id),
    .write_clk(clk),
    .ALU_op_id(ALU_op_id),
    .read_data1_id(read_data1_id),
    .read_data2_id(read_data2_id),
    .sign_extended_output_id(sign_extended_output_id),
    .opcode_id(opcode_id));

// iExecute Buffer Simulation
always @(posedge clk)
begin
    uncond_branch_ie <= uncond_branch_id;
    branch_ie <= branch_id;
    mem_read_ie <= mem_read_id;
    mem_to_reg_ie <= mem_to_reg_id;
    mem_write_ie <= mem_write_id;
    reg_write_ie <= reg_write_id;
    cur_pc_ie <= cur_pc_id;
    read_data2_ie <= read_data2_id;
end

// Future Modules

```

```

//      iExecute execute_mod(
//          .pc_in( cur_pc ),
//          .read_data1( read_data1 ),
//          .read_data2( read_data2 ),
//          .sign_extend( sign_extended_output_id ),
//          .opcode( opcode_id ),
//          .alu_op( ALU_op ),
//          .alu_src( ALU_src ),
//          .alu_result( alu_result ),
//          .zero( zero ),
//          .branch_target( branch_target ));

//      iMemory memory_mod(
//          .im_clk( clk ),
//          .alu_result( alu_result ),
//          .read_data2( read_data2 ),
//          .mem_read( mem_read ),
//          .mem_write( mem_write ),
//          .zero( zero ),
//          .branch( branch ),
//          .uncondbranch( uncond_branch ),
//          .read_data( read_data ),
//          .pc_src( pc_src ));

//      iWrite-back writeback_m(
//          .read_data( read_data ),
//          .alu_result( alu_result ),
//          .MemtoReg( mem_to_reg ),
//          .write_data( write_data ));

initial
begin
    reset = 1;
    pc_src = 0;
    branch_target = 0;
    reg_write_iw = 0;
    write_register_iw = 0;
    write_data_iw = 0; #5
    reset = 0; #40
$finish;
end

endmodule

```