Lab 12: Pipeline Fetch and Decode

Jiasen Zhou, Jon Johnston April 28, 2019

1 Executive Summary

The goal of this lab was to pipeline the Fetch and Decode stages of the finished datapath. The Execute, Memory, and Writeback stages are commented out to isolate the Fetch and Decode stages of the datapath. The pipeline buffers between the stages are added so that the datapath stil operated correctly. Some additional registers are added to demonstrate the future operation of the pipeline. The lab is successful, and the Fetch and Decode stages of the datapath are now pipelined.

2 Test Report

To verify operation of these modules, this lab required one test bench.

1. Pipeline Test Bench

2.1 Pipeline Test Bench

The Pipeline Test Bench contains:

- 1. Inputs
 - (a) branch_target branch address
 - (b) pc_src the control of branch mux
 - (c) reset set the current pc to be 0
- 2. Outputs
 - (a) uncond_branch_id, branch_id, mem_read_id, mem_to_reg_id, mem_write_id, ALU_src_id, reg_write_id, ALU_op_id, opcode_id, read_data1_id, read_data2_id, sign_extended_output_id, cur_pc_id control signals that stored in buffer

The pipelined datapath takes the standard ten instructions and runs them through the Fetch and Decode stages to ensure that the correct values are being operated on in each stage. Operation of the testbench is verified by comparing the Simulation Results with the Expected Results Table. The pipelined Fetch and Decode stages operate as expected.

Figure 1: Pipeline Buffer Table.

Control Name Name Nichola																			
Fetch				Decode				Execute				Memory				Write Back			
Input	Src	Output	Dst	Input 5	irc	Output	Dst	Input	Src	Output	Dst	Input	Src	Output	Dst	Input	Src	Output D	
pc_src	iM													pc_src	İF		_		
branch_target	ΙE									branch_target	IF								
	П	cur_pc_if	iD	cur_pc_if i	F	cur_pc_id	iΕ	cur_pc_id	iD	cur_pc_ie	iM	cur_pc_ie	iΕ	cur_pc_im	iW				
	П	instruction_if	iD	instruction_if i	F														
				write data iw i	w													write data iw if	
				write_register_iw i	w	write register id	iW	write_register_id		write_register_ie		write_register_ie		write register im		write_register_im	iD	write data iw it	
	П		П	reg_write_iw i	w	reg_write_id	iW	reg_write_id		reg_write_ie		reg_write_ie		reg_write_im		reg_write_im	ID	reg_write_iw_it	
	П																_		
						sign extended output id	iE	sign extended output id	iD								_		
						uncondbranch id	iM	uncondbranch id		uncondbranch ie		uncondbranch ie	iD				_		
						branch id	iM	branch id		branch ie		branch ie	iD				_		
						mem_read_id	IM	mem_read_id		mem_read_le		mem_read_le	ID				_		
	т							mem to reg id	ID		iW	mem to reg le	iD	mem to reg im	iw	mem to reg im	ID		
								alu op id	iD								_		
						mem write id	iM	mem write id		mem write ie		mem write ie	iD				_		
						alu src id	iD	alu src id	iD										
						read data1 id	ΙE	read data1 id	ID								_		
	Т					read data2 id	iE/iM	read_data2_id	ID	read_data2_le		read_data2_ie	iD				_		
						opcode id		opcode id	iD								_		
						_		_									_		
										alu result ie	iM	alu result ie	iE				_		
										zero le	IM	zero le	(E				_		
	-												-				_		
														read data im	iw	read data im	iM		
	+	-	+		-		-		-		_		-						

Figure 2: Expected Results Table.

	Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5	Instruction 6	Instruction 7	Instruction 8	Instruction 9	Instruction 10	
Instruction	LDUR X9, [X22, #64]	ADD X10, X19, X9	SUB X11, X20, X10	STUR X11, [X22, #96]	CBZ X11, -5	CBZ X9, 8	B 64	B -55	ORR X9, X10, X21	AND X9, X22, X10	
Machine Instruction (hex)	F84402C9	8B09026A	CB0A028B	F80602CB	B4FFFF6B	b4000109	14000040	17FFFFC9	AA150149	8A0A02C9	
opcode (binary)	11111000010	10001011000	11001011000	11111000000	10110100	10110100	000101	000101	10101010000	10001010000	
sign_extended_output (hex)	000000000000000040	00000000000000000	00000000000000000	00000000000000000	FFFFFFFFFFFF	0000000000000000	00000000000000040	FFFFFFFFFFFC9	000000000000000000	00000000000000000	
reg2_loc	0	0	0	1	1	1	0	0	0	0	
branch	0	0	0	0	1	1	0	0	0	0	
mem_read	1	0	0	0	0	0	0	0	0	0	
mem_to_reg	1	0	0	0	0	0	0	0	0	0	
alu_op	00	10	10	00	01	01	00	00	10	10	
mem_write	0	0	0	1	0	0	0	0	0	0	
alu_src	1	0	0	1	0	0	0	0	0	0	
reg_write	1	1	1	0	0	0	0	0	1	1	
uncondbranch	0	0	0	0	0	0	1	1	0	0	
write_data (decimal)	20	30	0	x	X	x	x	x	30	16	
read_data1 (decimal)	16	10	30	16	X	х	х	х	30	16	
read_data2 (decimal)	X	20	30	0	0	20	X	X	0	30	
branch_target	×	4	8	396	-4	52	280	-192	32	36	
alu_result	80	30	0	112	0	20	X	X	30	16	
zero	0	0	1	0	1	0	0	0	0	0	

Figure 3: Timing Diagram of the Pipeline test.



3 Code Appendix

Listing 1: Verilog code for testing the pipelined datapath

```
'include "definitions.vh"
module pipeline;
    reg reset;
    wire ['INSTR_LEN-1:0] instruction_if;
    wire uncond_branch_id, branch_id,
         mem_read_id, mem_to_reg_id,
         mem_write_id, reg_write_id,
         ALU_src_id, clk;
         // Future
         /* zero_ie , pc_src , uncond_branch_ie ,
         branch_ie, mem_read_ie, mem_to_reg_ie,
         mem\_to\_reg\_im, mem\_write\_ie, reg\_write\_ie,
         reg_write_im, reg_write_iw,*/
    wire [1:0] ALU_op_id;
    wire [4:0] write_register_id;
         // Future
         /* write_register_ie, write_register_im,
         write_register_iw*/
    wire ['WORD-1:0]
         cur_pc_if, cur_pc_id,
         read_data1_id,
         read_data2_id,
         sign_extended_output_id;
         // Future
         /* branch_target, cur_pc_ie, cur_pc_im,
         read_{-}data_{-}im, read_{-}data2_{-}ie, write_{-}data_{-}iw,
          alu_result_ie*/
    wire [10:0] opcode_id;
    // Temporary Registers for Simulation
    reg pc_src, uncond_branch_ie, branch_ie,
        mem_read_ie, mem_to_reg_ie, mem_write_ie,
        reg_write_ie , reg_write_iw;
    reg [4:0] write_register_iw;
    reg ['WORD-1:0] branch_target, cur_pc_ie,
        read_data2_ie , write_data_iw;
    // Base Clock
    oscillator r_clk(.clk(clk));
```

```
// Fetch Stage
fetch fetch_mod(
    .clk(clk),
    .reset (reset),
    .branch_target(branch_target),
    .pc_src(pc_src),
    .instruction_if(instruction_if),
    . cur_pc_if(cur_pc_if));
// Decode Stage
iDecode decode_mod(
    .cur_pc_if(cur_pc_if),
    .cur_pc_id (cur_pc_id),
    .write_data_iw (write_data_iw),
    . write_register_iw ( write_register_iw ),
    . write_register_id ( write_register_id ),
    .reg_write_iw (reg_write_iw),
    .reg_write_id (reg_write_id),
    .instruction_if(instruction_if),
    .uncond_branch_id (uncond_branch_id),
    .branch_id(branch_id),
    . mem_read_id ( mem_read_id ) ,
    . mem_to_reg_id ( mem_to_reg_id ) ,
    .mem_write_id (mem_write_id),
    . ALU_src_id (ALU_src_id),
    .write_clk(clk),
    . ALU_op_id (ALU_op_id),
    .read_data1_id (read_data1_id),
    .read_data2_id (read_data2_id),
    . sign_extended_output_id ( sign_extended_output_id ) .
    .opcode_id(opcode_id));
// iExecute Buffer Simulation
always @(posedge clk)
begin
    uncond_branch_ie <= uncond_branch_id;
    branch_ie <= branch_id;
    mem_read_ie <= mem_read_id;
    mem_to_reg_ie <= mem_to_reg_id;
    mem_write_ie <= mem_write_id;
    reg_write_ie <= reg_write_id;</pre>
    cur_pc_ie <= cur_pc_id;</pre>
    read_data2_ie <= read_data2_id;</pre>
end
  Future Modules
```

```
iExecute execute\_mod(
            pc_in(cur_pc),
            . read_{-}data1 (read_{-}data1),
            . read_{-}data2 (read_{-}data2),
            . sign_{-}extend(sign_{-}extended_{-}output_{-}id),
            .opcode(opcode_id),
            . alu_-op(ALU_-op),
            . alu_-src(ALU_-src),
            . alu_r result (alu_r result),
            .zero(zero),
            . branch_target(branch_target));
       iMemory memory_mod(
            .im_{-}clk(clk),
            . alu_r result (alu_r result),
            . read_-data2 (read_-data2),
            .mem\_read(mem\_read),
            .mem_{-}write(mem_{-}write),
            .zero(zero),
            .branch(branch),
            . uncondbranch (uncond_branch),
            . read_-data (read_-data),
            . pc\_src(pc\_src));
       iWrite_{-}back writeback_{-}m (
            . read_-data (read_-data),
            . alu_r result (alu_r result),
            . MemtoReg(mem\_to\_reg),
            . write_data(write_data));
initial
    begin
        reset = 1;
        pc_src = 0;
        branch_target = 0;
        reg_write_iw = 0;
        write_register_iw = 0;
        write_data_iw = 0; \#5
        reset = 0; #40
   $finish;
    end
endmodule
```