Lab 8

Jiasen Zhou, Jon Johnston March 20, 2019

1 Executive Summary

The purpose of this lab is to design and simulate the execute stage of the datapath. The execute stage is made up of the primary ALU for executing instructions, another ALU for branching, and control modules for their operation. This stage is responsible for performing the necessary arithmetic to execute instructions on data in registers and memory as well as branching. Mostly, this lab pertained to connecting modules created in earlier labs. After running the test for the module and comparing it to expected results, the lab proved to be successful.

2 Test Report


To verify operation of this module, this lab requires one test bench.

1. iExecute Test Bench

Figure 1: Expected Results of the iExecute test.

Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5	Instruction 6	Instruction 7	Instruction 8	Instruction 9	Instruction 10
LDUR X9, [X22, #64]	ADD X10, X19, X9	SUB X11, X20, X10	STUR X11, [X22, #96]	CBZ X11, -5	CBZ X9, 8	B 64	B -55	ORR X9, X10, X21	AND X9, X22, X10
F84402C9	8B09026A	CB0A028B	F80602CB	B4FFFF6B	b4000109	14000040	17FFFFC9	AA150149	8A0A02C9
11111000010	10001011000	11001011000	11111000000	10110100	10110100	000101	000101	10101010000	10001010000
000000000000000040	00000000000000000	000000000000000000000000000000000000000	00000000000000000	FFFFFFFFFFFB	00000000000000000	00000000000000040	FFFFFFFFFFFC9	000000000000000000000000000000000000000	0000000000000000
0	0	0	1	1	1	0	0	0	0
0	0	0	0	1	1	0	0	0	0
1	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0
00	10	10	00	01	01	01	01	10	10
0	0	0	1	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0
1	1	1	0	0	0	0	0	1	1
0	0	0	0	0	0	1	1	0	0
20	30	0	X	X	X	X	X	30	16
16	10	30	16	x	x	x	X	30	16
X	20	30	0	0	20	X	X	0	30
X	x	X	X	-20	52	28	256	-220	X
80	30	0	112	0	20	х	х	30	16
0	0	1	0	1	0	0	0	0	0
	LDUR X9, [X22, #64] F84402C9 11111000010	DURNS, 19.72, 864] ADD 7.03, X13, X9 5840ACCS 8899256A 11111000010 0000000000000000000000000	DURN 83, PEZ_864 ADD X10, X19, X9 SUR X11, X20, X10 SH40ACCY SE89029CA COA02288 SE89029CA COA02288 SE89029CA COA02288 SE89029CA COA02288 SE89029CA COA02288 COA02288	DURY St, PEZ, PEZ ADD X10, X13, X2 SUBX X11, Z20, X10 STUB X11, D22, PEQ	DURY NY, 1972, 984] ADD Y10, X19, X9 SUB X11, Z00, X10 STUR X11, Y22, 986] CBZ X11, S SH404C2S S899026A CBZ CA11, S SH404C2S S899026A CBZ CA11, S SH404C2S CBZ CA11, S SH404C2S CBZ CA11, S SH404C2S CBZ CA11, S SH404C2S CBZ CA11, S CBZ CA11, S	DURY 83 DZZ, #661 ADD X16, N 19, N 19 SEMENTARY DEPOSITOR DEPOSITO	DURYS 1972, #661 ADO X10, Y13, Y3 W8 K11, X20, X10 STW K11, X12, #66] CEZ X11, S CRZ Y3, S S64	DURY SP, 1972, #661 ADD X10, 173, NS SURX11, X02, NO SURX11, X02, #901 GE Z115 GEZ Y3, E 64 6-55	DURN SN 1072, Med ADD X10, X13, X2

Figure 2: Timing diagram for the iExecute test.



3 Code Appendix

Listing 1: Verilog code for testing the iExecute module.

```
'include "definitions.vh"
module iExecute_test;
    reg [WORD-1:0] pc_in, read_data1, read_data2, sign_extend;
    reg [10:0] opcode;
    reg [1:0] alu_op;
    reg alu_src;
    wire [WORD-1:0] alu_result, branch_target;
    wire zero;
    iExecute execute_module(
        .pc_{in}(pc_{in}),
        .read_data1 (read_data1),
        .read_data2(read_data2),
        .sign_extend(sign_extend),
        .opcode(opcode),
        .alu_op(alu_op),
        .alu_src(alu_src),
        .alu_result(alu_result),
```

```
.branch_target(branch_target),
       .zero(zero));
initial
   begin
   // 1
   pc_in = 0;
   read_data1 = 16;
   read_data2 = 101;
   opcode = 11'b11111000010;
   alu_op = 2'b00;
   alu\_src = 1;
   #10;
   // 2
   pc_in = 4;
   read_data1 = 10;
   read_data2 = 20;
   sign_{extend} = 64'h0000000000000000;
   opcode = 11'b10001011000;
   alu_{-}op = 2'b10;
   alu\_src = 0;
   #10;
   // 3
   pc_in = 8;
   read_data1 = 30;
   read_data2 = 30;
   opcode = 11'b11001011000;
   alu_op = 2'b10;
   alu\_src = 0;
   #10;
   // 4
   pc_in = 12;
   read_data1 = 16;
   read_data2 = 0;
   opcode = 11'b11111000000;
   alu_{-}op = 2'b00;
   alu\_src = 1;
   #10;
   // 5
   pc_in = 16;
   read_data1 = 101;
   read_data2 = 0;
   sign_extend = 64'hFFFFFFFFFFFFFFF;
```

```
opcode = 11'b10110100000;
alu_op = 2'b01;
alu_src = 0;
#10;
// 6
pc_in = 20;
read_data1 = 101;
read_data2 = 20;
opcode = 11'b10110100000;
alu_{-}op = 2'b01;
alu_src = 0;
#10;
// 7
pc_in = 24;
read_data1 = 101;
read_data2 = 101;
opcode = 11'b00010100000;
alu_{-}op = 2'b01;
alu\_src = 0;
#10;
// 8
pc_in = 28;
read_data1 = 101;
read_data2 = 101;
sign_extend = 64'hFFFFFFFFFFFFFF9;
opcode = 11'b00010100000;
alu_{-}op = 2'b01;
alu_src = 0;
#10;
// 9
pc_{-in} = 32;
read_data1 = 30;
read_data2 = 0;
sign_{extend} = 64'h0000000000000000;
opcode = 11'b10101010000;
alu_op = 2'b10;
alu\_src = 0;
#10;
// 10
pc_in = 36;
read_data1 = 16;
read_data2 = 30;
opcode = 11'b10001010000;
```

```
alu_op = 2'b10;
alu_src = 0;
#10;
$finish;
end
endmodule
```

Listing 2: Verilog code for the iExecute module

```
'include "definitions.vh"
module iExecute(
    input [WORD-1:0] pc_in,
    input
          [WORD-1:0] read_data1,
    input
          [WORD-1:0] read_data2,
          [WORD-1:0] sign_extend,
    input
    input [10:0] opcode,
    input [1:0] alu_op,
    input alu_src ,
    output [WORD-1:0] alu_result,
    output zero,
    output [WORD-1:0] branch_target
    );
    wire ['WORD-1:0] mux_out;
          [3:0] alu_ctrl_out;
    wire ['WORD-1:0] shift_result;
    mux MUX (
        .a_{in}(read_{data2}),
        .b_in(sign_extend),
        .control(alu_src),
        . mux_out ( mux_out ) );
    ALU alu (
        .a_in(read_data1),
        . b_{in} (mux_{out}),
        .alu_control(alu_ctrl_out),
        .alu_result(alu_result),
        .zero_flag(zero)
        );
    alu_control alu_ctrl(
        .ALUOp(alu_op),
        .opcode(opcode),
        . ALU_control(alu_ctrl_out));
```