

Lab 13: Pipelining with Branching or Forwarding

Jiasen Zhou and Jon Johnston

May 5, 2019

1 Executive Summary

The purpose of this lab was to add the register buffers between each stage and ultimately to get a barebones pipelined datapath working. The iFetch, iDecode, iExecute, iMemory and iWriteback stages were all connected together with buffers placed at the beginning of each module to ensure data would be passed at the correct time. This pipeline was tested with the 10 test instructions, excluding NOPs added between some instructions. 4 NOPs were added after 6 of the instructions since the datapath did not have data forwarding or hazard detection, so the datapath must wait until the writeback stage to continue operation. After comparing the results of the simulation against the expected results, this lab was successful.

2 Test Report

To verify operation of the pipeline, this lab requires 1 test bench.

1. Pipeline simulation

2.1 Pipeline Test Bench

The Pipeline Test Bench contains:

1. Inputs
 - (a) `branch_target` - branch address
 - (b) `pc_src` - the control of branch mux
 - (c) `reset` - set the current pc to be 0


Figure 1: Pipeline buffer table.

Fetch				Decode				Execute				Memory				Write Back			
Input	Src	Output	Dst	Input	Src	Output	Dst	Input	Src	Output	Dst	Input	Src	Output	Dst	Input	Src	Output	Dst
pc_src	IM																		
branch_target	ID																		
		cur_pc_if	ID	cur_pc_if	IF	cur_pc_id	IF	cur_pc_id	ID	cur_pc_ie	IM	cur_pc_im	IE	cur_pc_im	IW				
		instruction_if	ID	instruction_if	IF														
		write_data_iw	IW																
		write_register_iw	IW	write_register_id	IW	write_register_id	IW	write_register_id	IW	write_register_ie	IW	write_register_ie	IW	write_register_im	IW	write_data_iw	ID	write_data_iw	ID
		reg_write_iw	IW	reg_write_id	IW	reg_write_id	IW	reg_write_ie	IW	reg_write_ie	IW	reg_write_im	IW	reg_write_im	IW	reg_write_iw	ID	reg_write_iw	ID
				sign_extended_output_id	IE	sign_extended_output_id	ID												
				uncondbranch_id	IM	uncondbranch_id	ID	uncondbranch_ie	IM	uncondbranch_ie	ID								
				branch_id	IM	branch_id	ID	branch_ie	IM	branch_ie	ID								
				mem_read_id	IM	mem_read_id	ID	mem_read_ie	IM	mem_read_ie	ID								
				mem_to_reg_id	IW	mem_to_reg_id	ID	mem_to_reg_ie	IW	mem_to_reg_ie	ID	mem_to_reg_im	IW	mem_to_reg_im	ID				
				mem_write_id	IM	mem_write_id	ID	mem_write_ie	IM	mem_write_ie	ID								
				alu_src_id	ID	alu_src_id	ID												
				read_data1_id	IE	read_data1_id	ID	read_data1_ie	IE	read_data1_ie	ID								
				read_data2_id	IE/IM	read_data2_id	ID	read_data2_ie	IE	read_data2_ie	ID								
				opcode_id	IE	opcode_id	ID												
								alu_result_ie	IM/IW	alu_result_ie	IE	alu_result_im	IW	alu_result_im	IE				
								zero_ie	IM	zero_ie	IE								
												read_data_im	IW	read_data_im	IM				

Figure 2: Expected Results of the pipeline test.

Instruction	Instruction 1	Instruction 2	Instruction 3	Instruction 4	Instruction 5	Instruction 6	Instruction 7	Instruction 8	Instruction 9	Instruction 10
Machine Instruction (hex)	FD4402C9	8B9026A	C80A02B8	8F8062CB	DAFFFFF8	10110100	10110100	000101	000101	1001010000
opcode (binary)	11111000010	10001011000	11001011000	11111000000	FFFFFFFFFFF8	10110100	10110100	000101	000101	1001010000
sign_extended_output (hex)	0000000000000040	0000000000000000	0000000000000000	0000000000000000	FFFFFFFFFFFFFFF8	0000000000000000	0000000000000040	FFFFFFFFFFFFFFF8	0000000000000000	0000000000000000
reg2_loc	0	0	0	0	1	0	1	0	0	0
branch	0	0	0	0	1	1	1	0	0	0
mem_read	1	0	0	0	0	0	0	0	0	0
mem_to_reg	1	0	0	0	0	0	0	0	0	0
alu_op	00	10	10	00	01	01	00	00	10	10
mem_write	0	0	0	0	1	0	0	0	0	0
alu_src	1	0	0	0	1	0	0	0	0	0
reg_write	1	1	1	1	0	0	0	0	0	1
uncondbranch	0	0	0	0	0	0	1	1	0	0
write_data (decimal)	20	30	0	X	X	X	X	30	30	16
read_data1 (decimal)	16	10	30	16	X	X	X	30	30	16
read_data2 (decimal)	X	20	30	0	0	20	X	X	0	30
branch_target	X	X	X	X	60	116	344	-128	32	36
alu_result	80	30	0	112	0	20	X	X	30	16
zero	0	0	1	0	1	0	0	0	0	0
PC actual	0	20	40	60	80	84	88	92	96	116

Figure 3: Timing diagram for the pipeline test.



3 Code Appendix

Listing 1: Verilog code of pipeline.

```
'include "definitions.vh"

module pipeline;

    reg reset, pc_src;
    wire [INSTR_LEN-1:0] instruction_if;
    wire uncond_branch_id, uncond_branch_ie,
        branch_id, branch_ie,
        mem_read_id, mem_read_ie,
        mem_to_reg_id, mem_to_reg_ie,
        mem_write_id, mem_write_ie,
        reg_write_id, reg_write_ie,
        ALU_src_id, clk,
        zero_ie, mem_to_reg_im, pc_src_1,
        reg_write_im, reg_write_iw;
    wire [1:0] ALU_op_id;
    wire [4:0] write_register_id, write_register_ie,
        write_register_im, write_register_iw;
    wire [WORD-1:0]
        cur_pc_if, cur_pc_id, cur_pc_ie, cur_pc_im, cur_pc_iw,
        read_data1_id,
        read_data2_id, read_data2_ie,
        sign_extended_output_id,
        alu_result_ie, alu_result_im,
        branch_target,
        read_data_im,
        write_data_iw;
    wire [10:0] opcode_id;

    // Base Clock
    oscillator r_clk(.clk(clk));

    // Fetch Stage
    fetch fetch_mod(
        .clk(clk),
        .reset(reset),
        .branch_target(branch_target),
        .pc_src(pc_src),
        .instruction(instruction_if),
        .cur_pc(cur_pc_if));

    // Decode Stage
```

```

iDecode decode_mod(
    .cur_pc_in( cur_pc_if ),
    .cur_pc_out( cur_pc_id ),
    .write_data( write_data_iw ),
    .write_register_in( write_register_iw ),
    .write_register_out( write_register_id ),
    .reg_write_in( reg_write_iw ),
    .reg_write_out( reg_write_id ),
    .instruction( instruction_if ),
    .uncond_branch( uncond_branch_id ),
    .branch( branch_id ),
    .mem_read( mem_read_id ),
    .mem_to_reg( mem_to_reg_id ),
    .mem_write( mem_write_id ),
    .ALU_src( ALU_src_id ),
    .write_clk( clk ),
    .ALU_op( ALU_op_id ),
    .read_data1( read_data1_id ),
    .read_data2( read_data2_id ),
    .sign_extended_output( sign_extended_output_id ),
    .opcode( opcode_id ));

iExecute execute_mod(
    .clk( clk ),
    .pc_in( cur_pc_id ),
    .pc_out( cur_pc_ie ),
    .write_register_in( write_register_id ),
    .write_register_out( write_register_ie ),
    .reg_write_in( reg_write_id ),
    .reg_write_out( reg_write_ie ),
    .uncond_branch_in( uncond_branch_id ),
    .uncond_branch_out( uncond_branch_ie ),
    .branch_in( branch_id ),
    .branch_out( branch_ie ),
    .mem_read_in( mem_read_id ),
    .mem_read_out( mem_read_ie ),
    .mem_to_reg_in( mem_to_reg_id ),
    .mem_to_reg_out( mem_to_reg_ie ),
    .mem_write_in( mem_write_id ),
    .mem_write_out( mem_write_ie ),
    .read_data1( read_data1_id ),
    .read_data2_in( read_data2_id ),
    .read_data2_out( read_data2_ie ),
    .sign_extend( sign_extended_output_id ),
    .opcode( opcode_id ),
    .alu_op( ALU_op_id ),

```

```

        .alu_src(ALU_src_id),
        .alu_result(alu_result_ie),
        .zero(zero_ie),
        .branch_target(branch_target));

iMemory memory_mod(
    .im_clk(clk),
    .pc_in(cur_pc_ie),
    .pc_out(cur_pc_im),
    .alu_result_in(alu_result_ie),
    .alu_result_out(alu_result_im),
    .read_data2(read_data2_ie),
    .mem_read(mem_read_ie),
    .mem_write(mem_write_ie),
    .mem_to_reg_in(mem_to_reg_ie),
    .mem_to_reg_out(mem_to_reg_im),
    .write_register_in(write_register_ie),
    .write_register_out(write_register_im),
    .reg_write_in(reg_write_ie),
    .reg_write_out(reg_write_im),
    .zero(zero_ie),
    .branch(branch_ie),
    .uncond_branch(uncond_branch_ie),
    .read_data(read_data_im),
    .pc_src(pc_src_1));

iWrite_back writeback_m(
    .iw_clk(clk),
    .read_data(read_data_im),
    .alu_result(alu_result_im),
    .MentoReg(mem_to_reg_im),
    .write_data(write_data_iw),
    .pc_in(cur_pc_im),
    .write_register_in(write_register_im),
    .write_register_out(write_register_iw),
    .reg_write_in(reg_write_im),
    .reg_write_out(reg_write_iw),
    .pc_out(cur_pc_iw));

initial
begin
    reset = 1;
    pc_src = 0;#5
    reset = 0; #140
$finish;

```

```
end  
endmodule
```