Lab 3 Fetch Stage

Justin Roessler and Jon Johnston February 5, 2019

1 Executive Summary

The purpose of this lab is to finish the fetch stage of our arm processor. The fetch stage updates the PC with each positive clock edge(add 4), reads the value of the program counter, takes the information at that memory location, and sends it out to the next stage to be executed. The fetch stage can also jump to a branch address if the pc_src is set to 1.

A mux was used to switch between the program counter's address and the branch address depending on the pc_src. Also, an add module was used to add 4 to the PC with each positive clock edge. Lastly, an instruction memory module was created to take the address location from the mux and output the contents of that address to the decode stage of the processor. After implementing some delays and these modules, the lab was a success and the fetch stage is operating as expected.

2 Test Report

To verify operation of this/these module(s), this lab requires 2 test benches.

- 1. Instruction Memory Test Bench
- 2. Fetch Test Bench

Figure 1: Expected Results of the Instruction Memory test.

Time(ns)	<u>0-5</u>	<u>5-10</u>	<u>10-15</u>	<u>15-20</u>	20-25	<u>25-30</u>	30-35						
clk	0	1	0	1	0	1	0						
instruction	X	2332623529	2332623529	2332623530	2332623530	2332623531	2332623531						
address	0	0	4	4	8	8	32						
Time(ns)	35-40	40-45	<u>45-50</u>	<u>50-55</u>	55-60	60-65							
clk	1	0	1	0	1	0							
instruction	2332623537	2332623537	2332623533	2332623533	2332623539	2332623539							
address	32	16	16	40	40	40							

Figure 2: Timing Diagram for the Instruction Memory test.

Name	Value	0 ns		10 ns		20 ns		30 ns		40 ns		50 ns	لتتتا	60 ns
[™] clk	0													
instruction[31:0]	2332623	X	23326	23529	23326	23530	23326	23531	23326	23537	23326	23533	23326	23539
■ address[63:0]	40	0			1		3	3	2	1	6		40	

Figure 3: Expected Results of the Fetch test.

	1 Igure 9. Expected Results of the Feter test.														
Time(ns)	<u>0-5</u>	<u>5-10</u>	<u>10-15</u>	<u>15-20</u>	20-25	<u>25-30</u>	<u>30-35</u>	<u>35-40</u>							
clk	0	1	0	1	0	1	0	1							
reset	1	1	0	0	0	0	0	0							
pc_src	0	0	0	0	1	1	0	0							
branch_target	20	20	20	20	20	20	20	20							
instruction	X	2332623529	2332623529	2332623530	2332623530	2332623534	2332623534	2332623535							
cur_pc	0	0	0	4	4	20	20	24							
Time(ns)	<u>40-45</u>	<u>45-50</u>	<u>50-55</u>	<u>55-60</u>	60-65	65-70	<u>70-75</u>	<u>75-80</u>							
clk	0	1	0	1	0	1	0	1							
reset	0	0	0	0	0	0	0	0							
pc_src	0	0	0	0	0	0	1	1							
branch_target	20	20	20	20	20	20	0	0							
instruction	2332623535	2332623536	2332623536	2332623537	2332623537	2332623538	2332623538	2332623529							
cur_pc	24	28	28	32	32	36	36	0							

Figure 4: Timing diagram for the Fetch test.

Name	Value	0 ns		10 ns		20 ns		30 ns		40 ns		50 ns		60 ns		70 ns		80 ns
¹lla clk	1																	
¼ reset	0																	
₩ pc_src	0																	
branch_target[63:0]	0							21	1								0	
instruction[31:0]	2332623530	ж	233	623529	233	623530	233	623534	233	623535	233	623536	233	623537	233	623538	233	623529
instruction[31:0]	2332623530	×	233	623529	233	623530	233	623534	233	623535	233	623536	233	623537	233	623538	233	623529
cur_pc(63:0)	4		0	\Box X		X	2	0	2	4)	2	8 X	3	2		6		

3 Code Appendix

Listing 1: Verilog code for testing a Instruction Memory.

```
'include "definitions.vh"
module instr_mem_test;
    wire clk;
    wire ['INSTR_LEN - 1:0] instruction;
    reg [WORD - 1:0] address;
    oscillator clock (
        .clk(clk)
        );
    instr_mem memory(
        .clk(clk),
        . address (address),
        .instruction(instruction)
        );
    initial
    begin
        address = 0; #10;
        address = 4; #10;
        address = 8; #10;
        address = 32; #10;
        address = 16; #10;
        address = 40; #15;
        $finish;
    end
endmodule
```

Listing 2: Verilog code for implementing a Instruction Memory.

```
'include "definitions.vh"

module instr_mem#(
    parameter SIZE=1024)(
    input [WORD - 1:0] address,
    input clk,
    output reg ['INSTR_LEN - 1:0] instruction
);
```

```
// imem is the instruction memory itself
// imem is initially populated by reading
// a file one time in the initial section
reg['INSTR_LEN - 1:0] imem [SIZE-1:0];

// Add code here to output the correct instruction
always @(posedge(clk))
begin
    instruction <= imem[address/4];
end
// initialize instruction memory from a file
initial
    $readmemb('IMEMFILE, imem);</pre>
```

Listing 3: Verilog code for testing the Fetch Stage.

```
'include "definitions.vh"
module fetch_test;
    wire clk;
    reg reset , pc_src;
    reg [WORD-1:0] branch_target;
    wire ['INSTR_LEN-1:0] instruction;
    oscillator clock (.clk(clk));
    fetch iFetch (.clk (clk), .reset (reset), .branch_target (branch_target),
                 .pc_src(pc_src), .instruction(instruction));
    initial
    begin
       reset = 1;
       pc\_src=0;
       branch_target= 20;#10;
       reset = 0; #10;
       pc_src= 1; #10;
       pc_src = 0; #40;
       branch_target= 0;
       pc_src= 1; #10;
       pc_src = 0; #100;
       $finish;
    end
```

endmodule

Listing 4: Verilog code for implementing the Fetch Stage.

```
'include "definitions.vh"

module fetch #(parameter SIZE = 64)
    (input [WORD-1:0] branch_target,
    input pc_src, clk, reset,
    output ['INSTR_LEN-1:0] instruction);

wire [WORD-1:0] cur_pc,new_pc, incremented_pc,clkplus1;

mux MUX (.a_in(incremented_pc), .b_in(branch_target), .control(pc_src), .mux
    register PC(.clk(clk), .reset(reset), .D(new_pc), .Q(cur_pc));
    adder ADD(.a_in(cur_pc), .b_in(4), .add_out(incremented_pc));

delay DELAY(.a(clk), .a_delayed(clkplus1));
    instr_mem iMEM(.address(cur_pc), .clk(clkplus1), .instruction(instruction));
endmodule
```