

Maxwell.

- 4 GPCs (1 GPC to 4 SMs 존재.)
- SM : (32 CUDA + 8 LP/ST + 8 SFU) x 4
 - 4 warp scheduler
 - 각 warp scheduler 는 clock당 2 instruction dispatch.
 - 32 CUDA cores x 4 = 128 CUDA core per SM
 - 160KB shared memory + L1 cache 구조 on-chip memory x 4
 - 16KB shared memory 하프도 존재.
 - L1 cache 는 texture caching function 과 share.



성균관대학교
학생인재개발원

Volta

- 6 GPCs
 - 각 GPC는 17 TPCs (각각 2 SMs 포함), 14 SMs
- 84 SMs
 - 각 SME 64 FP32 cores, 64 INT32 cores
32 FP64 cores, 6 Tensor cores
4 texture units.
- 8 512 bit memory controllers (4096 bits total)

Volta Streaming Multiprocessor.

- 64/100 SM & 4 processing blocks
 - 각 processing block:
 - 16 FP32, 16 INT32, 8 FP64 2 tensor cores
L0 Instruction Cache, one warp scheduler
one dispatch unit, 64KB Register File
- shared memory + L1 data cache 128 KB