Termi architecture.

- · The GBO Architecture.
- The First GPU to support C
- The first EPU to replace the separate vertex and pixel pipelines with a studie unified processor that exercised vertex, geometry, pixel.
- \_and computing programs.

  3 the first GPV to utilize a scalar turead processor eliminating the need for programmers to manually manage vector register.

& scalar-throad processor

Vector processor

- (2) Introduced the strigle Thistraction multiple throad (SIMT) execution woodel.
- 3) Introduced shared memory and barter synchronization for the -throad community ton.
- fami
- O Improve double pricision performance.
- @ ECC support (memory enor 2472)
- 3) Thrue (ache literation (puralled dyartem 1)
  Fill ERNEY Shared memory & All Rither
  Porte 41im 2491)
- There shared memory (SM Shores memory (SM Shores memory)
- 5 Paster Contact Switching, Atlante Operations

- 1 Thord Generation StreamIng Multiplica
- · 32 CUDA cores per SM
- Phal Warp scheduler Fin warps 是 安人同 P2020是 Schedules 對上 dzspath 方
- at L1 cache = Mysts

  (: shared memory + L1 cache = 64/MB
- Seiond Generation Parallel Throad Exerution
  ISA
  - O Memory access Tuttmettons to support transtron to 64 bit addressing
  - o Improved Performance 44 rough. Protection.
- · Improved Memory Substatem
  - NVIDIA Parallel poke Cache
    Werarchy with Configurable L1
    and United L2 Caches
  - " Ghorty improved atomic memory operation performance

( read 7 mo diff June )

Uvita etigathrad Engths

- · factor (ontart switching
- r loncurry larnel execution
  - · Out of order thread block execution

## A Q wick Refreshor on CUDA

· CUDA

that enables NVIDIA GPU TO execute programs written with C,Ctt, Fortmu OpenCL, Dirett Compute aub other languages.

- · CUDA program -> parallel bornels.
- · Kettel -> parallel threads zel zhi Gray
- throughock an grider threat blockers with.
- ° GPU Instantiates a kernel program on a grid of parallel thread blocks.
- " thread block & femely office run
- . thread
  - O-HIRCAD ID
  - @ program counter
  - 3 registers.
  - & per thread private memory.
  - (5) Topot + output.
- 1-taread block : 20 改成 大 threads 等于 对 the Lock 更 才对 Using
  - ① batilor sthehontration! 한 双形的的 路 至於 就 如柳 时婚 老班X.
  - Q shared memory.

    445 thread ID on with this yetal

· GLTd

- oan away of thread blocks that execute the same bennel
- o Toput from, output to global memory.
- · Synchroute between dependent kernel calls.

· thread

Sper - thread private memory space.

Oregister spills

- O-function calls
- 3 C automotic array rations ( dynamic allowfron?)
- Hurrad block

per-block shared memory space

- 1) Tuter thead block communitation
- (a) data sharing
- 3) result snartnog
- · throad blocks grid Global Memory Space
- 1) Share results

Hardwore Exercition.

CUDA's hierarchy of threads

I hierarchy of processors on the GPU.

GIPU -> one or more thread girds

Sthaming multiprocessor -> one or more thread blocks

CUDA core

The SXL

SM: 3) threads == Warp.

An Overview of the Fermi Architecture

. 5 12 CUDA rores.

= 165M × 32 CUDA cores per SM

- · 64 67+ memory partitions
- o 364 bit memory tuterface.

=) 69B of GDDR5 DRAM Max.

· Giga Thread global scheduler distributes thread blocks
to SU thread Schedulers.

5/2 trys performance. CUDA cores

- . ISM 32 CUDA cores
- · CUPH core ALU+ PDU pipermed
- · IEEE 754-2006 Floating point Standard
- . Paged multiply add (PMA) Instruction.
- · FMA TIM proves ever a multiply-add (MAD)

  THISTMICHTON for bound stradle and bouble precision and themetic

  -> precision 30+
- · by bit ALVir Be 30bt. Thourson of 12 1230h.

16 Load / Store Units

· younce and doctinution addresses

to be calculated for sixteen runeads

per clock, (

· oache or DRAM

4 Special Function Units. (SFUs)
relected transcendental.
Tustructions ex) STU, costne,
recoprocal, square root.

- , bone Instruction per thorad per clock warps. & clocks of 15.
- The SPU pipetine is decompted from the dispatch unit, allowing the dispatch unit to issue to other execution units while the SPU is occuped

## And Warp Scheduler

- · ISM (3) Paralle (Emrecids J= Ewarps)
- 1 SM 2 Warp scheduler 2 Tystruction disputer units.
  - 一. 与rys warps ナ をyon 中和
- , dual warp schedular
- 1 Warps 221 73.
- (3) 24 warpoilA 3t Tustruction?

  16 lores, 16 load 15topo units, or 45PD or

  12-711 atu.
- B) warps took zing -> scheduler>+
  Tustmotion stream of a departences
  Check TYEX.
- (4) 724 RZ TUSTVACTION & MUNI TOSYED

  2 THEYOF 2 Flowtry point, unixed

  TUTOSA. Planting point, Loud/store, SPU--
  GOOT TISTELL FORT.
  - 5) Double precession tystructions do not support dual. dispatch with any omer operation.

HHB Configurable Shared Memory and LI Cache

- · On chip Shared memory.
- reuse of on-curp data A

  off-chip traffic V
- 1 64KB on chip memory

  2 4BKB Shared memory

  1 16KB og L1 ache

  or

  16KB Shared memory.

  46KB L1 cache.