

컴퓨터구조01

2018년 3월 19일 월요일 오후 12:34



컴퓨터구조
01

8/18/2021

- task-level parallelism or process-level parallelism
 - : utilizing multiple processors by running independent programs simultaneously.
- parallel processing program
 - : A single program that runs on multiple processors simultaneously.
- multicore microprocessor.
 - : a microprocessor containing multiple processors ("cores") in a single integrated circuit. Virtually all microprocessors today in desktops and servers are multicore.
- Shared memory multiprocessor (SMP)
 - : a parallel processor with a single physical address space.

The difficulty of creating parallel processing programs.

1. Software 가 힘들다.

아는 1 parallel processing program of multicore system 성능과 전력효율이
별로 좋지 않으려면 의미가 없다.

아는 2 task가 각각 끌든 종류를 등분해야 하기 때문에. 만약 충분히

있으면 어느 히트 레이스에 어떤 작업은 더 빨리 처리된다

아는 3 core 간에 혼선이 되거나 대기 시간이 지나면 가속도 줄어.

→ scheduling, partitioning the work into parallel pieces, balancing
the load evenly, time to synchronize, overhead for communication
between parties ...

2. Strong scaling

: Speed up achieved on a multiprocessor without increasing the size of problem.

3. Weak scaling

: // while increasing the size of the problem proportionally to the increase # of processors.



성균관대학교
학생인재개발원

- Memory hierarchy can interfere with the conventional wisdom about weak scaling being easier than strong scaling
 - if the weakly scaled dataset no longer fits in the 1st level cache of a multicore microprocessor, the resulting performance could be much worse than by using strong scaling.

SISD, MIMD, SIMD, SPMD, and Vector.

- SISD : Single Instruction Stream , single data Stream, ~~single core~~
- MIMD : Multiple Instruction Stream . Multiple Data Streams. ~~multiple core~~
- SPMD : Single Program . Multiple Data streams. The conventional MIMD programming model , where a single program runs across all processors.
- SIMD : Single Instruction Stream , Multiple Data Streams .
 - the same instruction is applied to many data streams as in a vector processor.
- Original motivation behind SIMD
 - ① to amortize ~~hidden~~ the cost of the control unit over dozens of execution unit.
 - ② the reduced instruction bandwidth and space
 - SIMD needs only one copy of the code that is being simultaneously executed , while message-passing MIMD may need 1 copy in every processors . and shared memory MIMD will need multiple instruction caches.
- ISIMD for loopⁱ array arr^i use switch on arr^i
 - \Rightarrow Data-level parallelism! Parallelism achieved by performing the same operation on independent data