

L-1, W-1

24/06/25

gr05j3d2

MnM Lab
(3118)

μP : 8086

μC : 8051, Arduino

7 classes : Course Content

~~Proj~~ 2 x Presentation

Project

+ Proteus : Circuit

Keil :

Class Performance : 20

Continuous Assessment : 10

Project

: 70 \leftrightarrow 20 : 50

Initial Submission

V1 turns on at 14.74 V
15 MHz

KIC → Keyboard IC

AD = Address

DH = Data

+, - = manipulates address (inc, dec)

RESET = self explanatory → processing once will not
delete values

holding will del all
values

STP = Step

GO = Execute at once

MON = Non Maskable interrupt → highest priority

can be halted

cannot be halted

:

= Separating offset and address

2 RAM: U9, U10 \rightarrow $32\text{ kb} \times 2 = 64$

2 EPROM: U7, U8 \rightarrow $32\text{ kb} \times 2 = 64$

RAM ^{Addreses} starts : 00000 \rightarrow OFFFF
ROM " : 10000 \rightarrow FFFF

D/A = Digital to Analog

A/D = Analog to Digital

INT 3: Used for breakpoints

H.W: All 10 codes in pdf

*Historical Background:

→ Vacuum Tube

↓
Transistor (1947) Solid State: No movement externally
Electron flows internal

↓
IC (1959)

↓
 μ PL



4004 - 4 bits

4040

80~~08~~ - 18 bits

8080

8085

8086 - 16 bits, 1mb

8088

80286 - 16 bits, 16 MB

80386 - 32 bits, 4 GM

80486

Pentium (P5)

RISC

Titanium (P7)

*Basics of Computer Architecture:


8 bits system contain 1 MBs ($0 \rightarrow 2^{20}$)

∴ Address bus will be 20 bits (unidir)

∴ Data " " " 8 " (bidir)

∴ Control " " " 1 (bidir)

∴ Control " " " 1 (bidir)



For n bits data bus $\rightarrow \frac{2^n}{8}$ slots

$2^n - 1$ addresses

$$2^n - 1 \div \frac{2^n}{8} (?) \text{ size}$$

Flynn's Taxonomy

		Instruction Stream	
		One	Many
Data Stream	One	SISD (single instrn single data)	MISD (functions in matrix)
	Many	SIMD <u>loop</u> (for each in vector)	MIMD (multicore processors)

Scalar Processor → Single ~~instrn~~ → loops

Vector " → All Single instrn → does all at once

St Pipeline

One pipeline

Super Pipeline

Two pipeline

Multiple instn
at the same
stage

Super Scalers

Two processons
doing the pipeline


Multicore *

~~multiple processes~~ in
n processers through
n processers

Hypertreading

n processers through
< n processers

enables other functions
if any function is
not fully working
(virtual processing)



* Linker merges everything to exec → happens in
hard disk
runs in RAM

C-U, W-2

MnM Theory

01/07/25

x86 Based PC

μ P Based Personal Computers:



DRAM
Cache

8086
8088

80286
80386
80486

{ AT Machine

Pentium { ATX Machine

* MotherBoard: Contains: i) CPU ii) DIMM (memory) socket

iii) AGP slot (GPU) iv) ATA Cable (with hard disk)

v) South Bridge

vi) North Bridge

vii) PCI slot (for I/O)

→ Some I/O devices are connected using cards

ATA

PCI

* Some jumpers are also in Motherboard which configure are for connections

→ 1-2 Open : Recovery Mode

→ 1-2 Jumped : Normal Mode

→ 2-3 " : Config Mode


* Jumpers were more imp than when Plug and Play wasn't around

* Chipset: Group of ICs working together to control


flow of data from/onto and within the motherboard

→ They include a north bridge chip and south bridge


→ A chipset contains two microchips:



* Intel then made its own chipsets:



* Bus Signal Transfer Cables:



* AGP (Accelerated (Advanced) Graphics Port):

* Contains ~~extra~~ on

* Video cards have extra onboard RAM, a specialized

graphics processor

↳ Useless unless high-speed CPU

Something Something Check slide

* Expansion Bus

I/O buses through which I/O devices are connected to the South Bridge or ICH

* ISA (Industry Standards Architecture)

ISA → 16-bit devices

8 MHz

10 MB/s

EISA → 32 bit devices → Intel created MCA

which was a 32-bit with backwards compatibility

16-bit

(Extended
ISA)

VESA → 64 bit

μP

→ VESA bus comes and goes out of

(CPU based system architecture) ←

chip level programming - parallel

* PCI: 133 MBps

- i) Supports 3.3 V and 5 V
- ii) Processor Independent
- iii) Plug and Play
- iv) Allows 'Bus Mastering' (Bus controller is in North Bridge)

→ But wastes space since uses same lane size

. we use —

* PCI Express:

uses different sizes.

→ uses serial communication
which sends data faster

* What's not in slides:

* Multiple bus interference (?) is called Contention

↳ solved using daisy chain, prioritized

problem

* Skew: in parallel, multiple there could be an issue with time.

* Serial communication loses time but fixes skewness and pin issues

* PCIe: (third gen) - 250 MBps

- Duplex wire connection is called Lane

- PCIe fixes the time issue by multiple lanes

* USB: (third gen)

- Contains twisted pair cable to prevent interference

- Contains one of from one of the cables

- Power is obtained one of from one of the cables

- Dev cannot provide more than 5V

and thus those devices require external power supply

~~NRZI~~

- NRZI → changes at 1

*ATA/SATA:

- Used for hard disk
- IDE: Integrated Drive Electronics
 - Devices that contain its own controllers and RAM
- Controllers are usually in bridges

*SIMM and DIMM:

*System BIOS:

- Basically ROM (?)
- Software used by OS to communicate with I/O
- Software embedded in the ROMs
- Make it editable and customizable using EEPROM

#What's not in slide:

Memory Map of PC: (RAM)

- What is kept, why is kept and how is kept in RAM
- First 1 MB is called real (conventional) memory
 - ↳ Usually before Windows 98
 - ↳ 2^{20} bytes = 20 pin address
 - ↳ Addressing these is called real mode addressing
- Two parts: i) Transient Programmable Area (TPA)
 - ↳ 640 KB
 - ↳ Temporary
- ii) System Area
 - ↳ 384 KB
- 80286 contains 15 MBs so Extended Memory is 14 MB
- 80286 contains 20 MBs so Extended Memory is protected memory
- Any addressing mode in extended memory is protected memory addressing


ITPA: 0x0000 to 0x9 FFFF

- DOS parts, TSR (terminate and stay resident) etc remain here
- Interrupt Vector Table stays in first 1 kb
 - ↳ Num to pick what kind of Interrupt called 'Interrupt Numbers'
 - ↳ 256 interrupts (0 - 3FFH)
 - ↳ IVT contains address in ISR
- Next 1kb contains BIOS communication
- " " " DOS


System Area: 0xA0000 to 0xFFFFF

- Video RAM (graphics) is in A0000 to 80000
 - ↳ " " (text) .. upto C0000
- If system Boot used to fail, a BASIC language would be used using cassettes which contained compiler (only on early computers)
- BIOS system ROM contained Booting Program and I/O Control Program.

Architecture of x86



* Registers Any program is broken into Adresses are stored in the processor's registers



* Flag Registers:

* Trap flag: 1 = Debugging mode
(5)

* Interrupt Enable: 1 = Send interrupt signal

(6) $\begin{cases} \text{Markable: Processor can stop} \\ \text{Non-Markable: " cannot stop} \end{cases}$

and executes immediately (NMIP)

* Direction Flag: 1 = Decrement (of index); [R to L]
(10)
↓
SI, BI --

* Overflow: If the result is correct (+ve and -ve errors)

$$\textcircled{Q} = C_m \text{ to MSB} \oplus \text{Out from MSB}$$

* IOP: IO Privilege: Priority of Accessibility
↳ 2 bits

* NT: Nested Task: Child task starts before

* RF: Resume Flag: Opposite to Trap Flag

- * VFM: Virtual Flag: ^{Mode} Multiple BIOS
- * AC: Alignment Check: 1 = Shifts based on alignment
- * VIF: Also Virtual Interrupt(?) → Interrupt Flag (F)
- * VIP: Interrupt during virtual mode
- * ID: IPU Identification: 1 = Executable

Segment Register

- * CS = Code Segment
- * DS = Data Segment
- * ES = Extra Segment
- * SS = Stack Segment
- * FS & GS = Supplementary segment

Real Mode Addressing:

- * Real mode cannot access more than 1 MB
- * Paragraphs rather space
- * No Protection System

Protected Mode Addressing


- * Accessing after 1 MB
- * No more paragraphs
- * Starting Addresses are kept in Descriptor Table

Descriptor Table

Limit = 16 bits


Starting Address

Adddress



80286 (24 bit memory bit)

64 bits



Ending Address

Ending Address

$$= \text{Starting Address} + \text{Limit}$$

DS

13 bits	1 bit	2 bit
Selection		

Description Table | Which Part RPL → Priviledge level


Row

- Global: All application program (0)
- Local: System (1)

C-8, W-4

16/07/25

* Access Right:




* Limits are necessary for preventing stack overflow

→ RPL and DPL

has to be ~~on the~~
compatible

* 80386:



* GDTR = Global Descriptor Table Register

↳ stores address Base Address of DT

↳ While moving, always ~~in~~ ⁱⁿ Tidder
DS, address and limit

↳ 64 bit of is
the size of every
DT part


* Local DT stays inside GDTR

- LDTR stores the pt addresses in GDTR where LDT is stored

Addressing Mode of 8086

- * Instructions converted to Binary is ISA


MOV AX, 23H



Always
an operand
will be registers

- * Addressing mode is to find the value and location of any variable

* 8086 is CISC → Instructions are of different sizes
↳ highest is 6 byte



To find memory location

[...]

Mode bit,

00 → No displacement [BX]

01 → 8 bit [BP + 10H]

10 → 16 bit [BP SI + 1000H]

& R/M changes depending on mode bit

Data Addressing Mode

- * For ~~Re~~ MOV Reg, Reg
 $100\ 010 \rightarrow$ op code (first 6 bits)

~~MOV~~ #MOV BX, CX

Op code	D	W	mod	Reg	R/M
100010	1	1	11	011	001
& 100010	0	1	11	BX	CX

BX is dest *bx is dest* *Register*
cx is src

Immediate Addressing

- * Moves in Little Endian

- * For Move Reg, Imm

opcode
1011 10111111

#Mov AX, 5001 H

~~00101110000000000000000000000000~~

Reg
000

0010111000000001010000
opcode W 01 50

C-10, W- 15

20/07/25

Memory Addressing:

* Direct and Displacement

→ Operand is the address of
(from DS) informed data memory

→ Direct ^{Mode}, Segment buck long
any segment

→ Move Mem, Reg / Move Reg, Mem

100010 dW 00 mm mm mm dep

#MOV ^{BL} Ax, [1234H]

100010 1 0 00 011 110 0011 0100 00010010
opcode reg Mode BL R/M 34 12

is dest

#MOV Ax, [1234H] → for Accumulator its diff


101000 1 1 0011 0100 0001 0010
opcode reg 16 bit 34 12

* Register Indirect : Value ^{inside} of a register is the register

MOV AX, [BX]

1000 10 11 000 111
opcode

* Base Plus Index Addressing :



* Register Relative Addressing : [check slide](#)

MOV DX, [BX + 08H]

1000 10 11 01010 111 010 0000 1000

C-1011, 10 - 5

MnM Theory

22/07/25

Register Relative Addressing:

MOV AX, [BX + 1024H]
→ D8/D16

100010 d w 00 rrrr mmm disp

#MOV DX, [BX + 08H]

100010 1 1 010 111 0000 1000
op code | word DX BX 08H

DX
is dest

Base Relative Plus Index :

#MOV DX, [BX + DI + 3H]

100010 1 1 01010 ~~010001~~ 001 0000 0011

- * In FLAT mode, ~~register~~ value in register is the address
- * In 64 bit, the processor needs addressing pins which cannot exceed 2^{40}

Handshake Structure


of $\times 86$
↓
chip housed

[Pin from side]

- * If pin on both sides \rightarrow we say DIP
- * 16-bit follows 16 bit processing

* AD_n = Address Data \rightarrow 0 to 15

We do multiplexing with ALU



↳ Address Latch Braille

↳ 1 = Address

0 = Data

MIN and MAX mode

* MIN: On single power bus (unique power bus)

* MAX: Both multiple power bus
longer pins required
↓
Increase more
conditions }
↓
from bus controller
3 bits generate signal
off generator, fractions

→ diff between the two: $24 \rightarrow 31$ pins

Fig Power Supply Requirements:

8086 / 8088 $\rightarrow +5V \rightarrow 360 \text{ mA} / 340 \text{ mA} \rightarrow 27^\circ F - 127^\circ F$
80C86 / 80C88 $\rightarrow +5V \rightarrow \begin{cases} 13 \text{ mA} \rightarrow -40^\circ F - 255^\circ F \\ \text{less current requirement} \end{cases}$ more survivability

CMOS

Logic level	Inp	Out	In b7
0	+0.8 V max	+0.45 V min	comes later
1	+2.0 V min	+2.45 V min	

Data Access from Memory:

4 diff ways :

8 bits from Lower (Even) address

8 " " Upper (Odd) "

16 " " Even address

16 " " Odd "

* when taking from even bank, we take from next odd

when taking from odd bank, we take from next even

* A1 - A10 are addressed

A0 ~~one~~ is used to pick which ~~set~~ bank


* A0 is used for demux for taking value from even bank | A0 = 0 → take from even (lower)

| A0 = 1 → ^{bank} " " "

BHR is used as demux for taking from odd bank

#MOV SI, 4000H

MOV AL, [SI+2]



$\therefore AO = 0, BHE = 1$

#MOV SI, 4000H

MOV AL, [SI+3]

$AO = 1, BHE = 0$

#MOV SI, 4000H

MOV AX, [SI+2]


$AO = 0, BHE = 0$

#MOV AX, [SI+5] → we cannot do it at once

1: $AO = 0, BHE = 0 \rightarrow$ put at AL → increment

2. $AO = 0, BHE = 1 \rightarrow$ put at AH

ALP:



ALE → selects Address / Data

$\rightarrow 1 \rightarrow \overline{DEN} = 1 \rightarrow$ Disables 8286

$\rightarrow 0 \rightarrow \overline{DEN} = 0 \rightarrow$ Enables 8286

$\rightarrow \overline{DT/R} = 1 \rightarrow$ ~~Req Send~~
 $\rightarrow DT/R = 0 \rightarrow$ Receive


Batch

* ~~Buffers~~ → Sequential circuit

Buffers, Transceivers → Combinational

* Transceivers is not used in address bus as it
~~at~~ is unidirectional

* Diff between bus, latch and transceivers




(Tristate) Buffer

* Latches can propagate and store

↳ if $ALE = 0$ $\overset{D=\oplus}{\text{Q}} \rightarrow Q$

$a = 1 \quad \overset{Q=D=Q}{\text{Q}} \rightarrow D$

+ Bidirectional Buffers (transceivers)



$A \rightarrow B : 0$

$B \rightarrow A : 1$

Dim (DT/R)
Enable (DEN)

Q-13, W-5

27/07/25

MAX Mod:

8288 → Bus controller

takes three inputs to

$S_0 S_1 S_2 \rightarrow$ state of processor

0 0 0 → Interrupt ack

0 0 1 → I/O Read

0 1 0 → I/O write

0 1 1 → Halt; ^{stop} ALU

1 0 0 → opcode fetch

1 0 1 → Memory read
write

1 1 0 → ..

1 1 1 → Passive; sometimes 4 clks are not enough
So, CPU goes to passive mode
to fill up that clk

→ Also sends AEN, CEN, MCE etc

A IOWC } extra
A MWC } clk
is necessary
so we start
early

* MCF: Master cascade / peripheral data (I don't get it?)
for interrupt controller (send interrupt pin numbers through data bus)

8284: Clock → Continuous Signal

* Activities: i) Generates clock (clk), peripheral clock (perclk)
↓
for MP

ii) RESET

iii) Wait State / Ready signal

* Clock freq can be generated by itself (internal)
or from another device (external)
↳ has to be synchronized

* Clk is made from crystal oscillator

* CSYNC is used to synchronize → 1 = Reset counter

* RESET: If 1 for 4 clk cycles, it becomes reset
and moves FFFF0H address which then
makes all registers 0 and IE as 0

C-14, W-6

29/07/25


JF RES: If 0 → resets to 01

↳ System reset to 0

If 1 → resets to 0

↳ System reset to 1

* Schmitt trigger converts analog signal to digital



RDY: Decides wait state (?)

* Whenever extra clk is needed for slower devices

* Clk starts from negative edge

But in μ P it starts from positive edge

→ so it has to be synchronized

 if ASYNC = 0, 2 state sync
 , , 1, 1 " "

BUS cycle:

* Read Cycle: } check slide
* Write Cycle: }


Memory Interfacing

- * How memory connects with CPU
- * How addresses are distinguished is called Interfacing
 - input lines
 - ↓ output lines
- * Memory contains $2^N \times M$ bits
 - ↳ for 8086 $\rightarrow 2^{20} \times 16$ bits
- * RAM has 2 control pins:
 - \overline{OE} = Output enable
 - \overline{WE} = Write enable
- ROM " 1 control pin: R/W
- * \overline{CS} → chip selection (if address is next)

 2716 $2K \times 8$

$$= 2^4 \cdot 2^{10} \times 8$$

$$= 2^{11} \times 8 \text{ bits}$$


 \nearrow output bits pins
 \searrow input pins

* V_{PP} : Used to program (Requires $25V$ to be active)

→ PD/PGM: When PD (Power down) \rightarrow Read
(0)

When PGM \rightarrow Write (Requires V_{PP} as active)

(1)

 TMS4016 $2K \times 8$

* S \rightarrow CS

G \rightarrow OE


W \rightarrow WE

SRAM and DRAM:

Does not require refresh


Requires Refresh

R/W with DRAM:



- + Sends data writing Bit line to store value in capacitor
- + Retrieves data from capacitors using Bitline for reading
- + But this is destructive as any value read empties this cell
- + Capacitor leaks charges
- after a while 1 may become 0 which is why we need to refresh.

SRAM:



- * To store, the value is sent in the form of transistors using BL
- * To read, we compare BL and BL'

With Address Decoders

• 20 bit addressing

so, we take ~~11 bit~~ 2716 EEPROM

with 11 bits

The first 9 bits are taken from managed address

a NAND decoder

↳ to change this use NOT

3 to 8 Line Decoder (74138)

→ Inputting the line
will send 0 on that line
instead of 1

design with from slide

⇒ Dual 2 to 4 Line Decoder

⇒ Simple memory System with 74139

⇒ PLD: Since

⇒ PLA: Since every circuit can be expressed

as SOP,

we take k AND and m OR