


(p.5) 24 Jan 2015 John Hubbard UCSC 30207 HW #2 Problem 2.6.2 - Part 2: Implement this function using an Act 1 block: f= ab + bc + d

```
// File: lutmask8000.v
// John Hubbard, 26 Jan 2015
// hw2 assignment for UCSC 30207: Digital Design with FPGA
//
// Part 1: show that lutmask 8000 implements a 4-input AND gate.
`timescale 1ns/1ns
module comparison(f, a, b, c, d);
   input a, b, c, d;
   output f;
    wire a, b, c, d, x, y, f;
    lutmask8000 U_lut(x, a, b, c, d);
   myAnd4
              V_{and}(y, a, b, c, d);
   // This should have caused Vivado to remove the entire circuit, but it
   // did not. I don't understand why not. Both the elaborated design and the
   // schematic for the synthesized design showed that the AND4 and LUT4 were
   // still there.
    // --John Hubbard
   assign f = x ^ y;
endmodule
module lutmask8000(f, a, b, c, d);
   input a, b, c, d;
   output f;
    LUT4 \#(16'h8000) U(f, a, b, c, d);
endmodule
module myAnd4(f, a, b, c, d);
   input a, b, c, d;
   output f;
    assign f = a \& b \& c \& d;
endmodule
```

```
// File: lutmask8000_tb.v
// John Hubbard, 26 Jan 2015
// hw2 assignment for UCSC 30207: Digital Design with FPGA
//
// Part 1: show that lutmask 8000 implements a 4-input AND gate.
// Steps to run in ModelSim:
// cd D:/git_wa/classes/ucsc/fpga_30207/hw2/part1
// vlib work
// vlog *.v
// vsim work.lutmask_test
// add wave *
// run 100 ns
//
`timescale 1ns/1ns
module lutmask_test();
   reg a, b, c, d;
   reg [4:0] vec;
   wire lutmask_result, myAnd4_result, f_compare;
    lutmask8000 X(lutmask_result, a, b, c, d);
               Y(myAnd4_result, a, b, c, d);
                             a, b, c, d);
    comparison Z(f_compare,
    initial
    begin
        \{a,b,c,d\} = 4'b0;
        $display("abcd | lut4 | and4 | comparison");
        for (\text{vec} = 0; \text{vec} < 16; \text{vec} = \text{vec} + 1)
        begin
            #1 {a,b,c,d} = vec;
            #1 $display("%b%b%b%b | %b | %b", a, b, c, d,
                        lutmask_result, myAnd4_result, f_compare);
            if (f_compare)
                $display("Error: miscompare between lutmask8000 and myAnd4!");
        end
    end
endmodule
/* Sample run:
# run 1000ns
abcd | lut4 | and4 | comparison
0000 | 0 | 0 | 0
0001 | 0
           | 0
0010 | 0
           | 0
                0
0011 | 0
         0 |
```

0100	0		0	0
0101	0		0	0
0110	0		0	0
0111	0		0	0
1000	0		0	0
1001	0		0	0
1010	0		0	0
1011	0		0	0
1100	0		0	0
1101	0		0	0
1110	0		0	0
1111	1		1	0

*/



```
// File: various lut4.v
// John Hubbard, 26 Jan 2015
// hw2 assignment for UCSC 30207: Digital Design with FPGA
//
// Problem 2.6.1, part 2: implement a 4-input XOR gate using a LUT4.
// Problem 2.6.1, part 3: Implement the function below using a LUT4:
`timescale 1ns/1ns
module comparison(f, a, b, c, d);
    input a, b, c, d;
   output f;
   wire a, b, c, d, x, y, f;
   xor_via_lut U_lut(x, a, b, c, d);
    myXor4
           V_xor(y, a, b, c, d);
    assign f = x ^ y; // compare the results
endmodule
module xor_via_lut(f, a, b, c, d);
   input a, b, c, d;
   output f;
   // Problem 2.6.1, part 2: implement a 4-input XOR gate using a LUT4.
    // Please see my paper notes for how the 0x6996 was derived:
   LUT4 \#(16'h6996) U(f, a, b, c, d);
endmodule
module special_function_via_lut(f, a, b, c, d);
   input a, b, c, d;
   output f;
    // Problem 2.6.1, part 3: Implement the function below using a LUT4:
    // f = a.b.c.d + a'.b'.c'.d' + a. d' + a'.b.c' +
         b'.d + a'.b.c' + a.b.c'.d + b.c.d + a'.c.d'
    // Please see my paper notes for how the Oxffff was derived:
    LUT4 #(16'hffff) U(f, a, b, c, d);
endmodule
module myXor4(f, a, b, c, d);
   input a, b, c, d;
   output f;
    assign f = a ^ b ^ c ^ d;
endmodule
```

```
// File: various_lut4_tb.v
// John Hubbard, 26 Jan 2015
// hw2 assignment for UCSC 30207: Digital Design with FPGA
//
// Problem 2.6.1, part 2: implement a 4-input XOR gate using a LUT4.
// Problem 2.6.1, part 3: Implement the function below using a LUT4:
//
`timescale 1ns/1ns
module various_luttests();
   reg a, b, c, d;
   reg [4:0] vec;
   wire xor_via_lut_result, myXor4_result, f_compare, special_result;
   xor_via_lut X(xor_via_lut_result, a, b, c, d);
   myXor4
               Y(myXor4_result, a, b, c, d);
   comparison Z(f_compare, a, b, c, d);
    special_function_via_lut AA(special_result, a, b, c, d);
   initial
    begin
       \{a,b,c,d\} = 4'b0;
       $display("abcd | lut4 | xor4 | comparison | special_result");
       for (\text{vec} = 0; \text{vec} < 16; \text{vec} = \text{vec} + 1)
       begin
           #1 {a,b,c,d} = vec;
            #1 $display("%b%b%b%b | %b | %b | %b", a, b, c, d,
                       xor_via_lut_result, myXor4_result, f_compare, special_result);
           if (f_compare)
               $display("Error: miscompare between xor_via_lut and myXor4!");
       end
    end
endmodule
/* Sample run in Vivado's simulator (ModelSim cannot support LUT4):
# run 1000ns
abcd | lut4 | xor4 | comparison | special_result
0000 | 0 | 0 |
                    0 | 1
0001 | 1
           | 1
               0 | 1
0010 | 1
          | 1 |
                     0 | 1
0011 | 0
          | 0
                0 | 1
          | 1
                0100 | 1
                    0 | 1
          0 |
0101 | 0
                     0 | 1
0110 | 0
           0 |
                    0 | 1
          | 1
                0111 | 1
                     0 | 1
1000 | 1
           | 1 |
                     0 | 1
1001 | 0
          | 0
                0 | 1
1010 | 0
          0 |
                    0 | 1
```

1011	1	1	1	0	1
1100	1	0	0	0	1
1101	1	1	1	0	1
1110	1	1	1	0	1
1111	1	0	0	0	1
* /					