FINAL EXAM

0764 - Digital Logic Design Using Verilog Jagadeesh Vasudevamurthy jvasudev@ucsc.edu NOV 22 2014

Student IDNO # J528 9433
Student Name John Hubbard

Problem	MAX	Student score
1	25	
2	25	
3	25	
4	25	
TOTAL	100	

P1: Job Interview Questions 25 Pts

Define precisely the difference and similarities. Be as precise as possible. You must write in the space provided. No extra spaces allowed. Each question carries 2 points. One extra point will be given for neatness.

1. Combinational and sequential logic Combined logic does not maintain any state; the output is entirely a function of input, sequential logic does maintain state the output deposits both upon current state, and on mouls. 2. Latch and Flip-flop A latch is level triggered, while a flip-flop is edge-triggered. 3. Nets and Registers (in verilog) A register represents storage white a net regients a connection (wire). 4. Operator >> and >> >> is a "shift eight and fill the appear bit with across" >>> is an acithmetic shift right, so the wager bits will be filled with zeroes for unsigned variable, or ones for signed variable, 5. Operator == and === == is exactly like the Clarguge: equally lest. === includes all four bit states: 0,1, x,2. This mast be an exact match. 6. Continuous and Procedural statement A continuous assignment happens all the time, and in paratel with other assignment, procedural statements happen in the order they are Copyright: Jagadeesh Vasudevamurthy. 2 wriften

7. Blocking and Nonblocking assignment Blocking assignments laypen
in order, Non-blocking happen in parallel with each office, You should not mix those two in the same pegin and block. 8. Decoder and encoder of decoder has N inputs and
in the same bears and hours mix those two
8. Decoder and encoder of decoder has Ninparts and
Louipuis, AM chicagor has 12 - 2/1
N control (mes) and one output, also called a MUX.
9. Mealy and Moore machine A Moore machine is a Forth
have next state depends only upon the current state. A
hose next state depends only upon the current state. A Mealy Machine depends upon both current state, and input, in order to choose its next state.
10. Positive edge and Negative edge D flip-flop
A positive edge D FF changes state on the cising edge of the clock. A negative edge D FF does on the falling edge of the clock.
The cising edge of the clock. A negative edge
11 Agus almanaya and a mahanaya D flip flop
A synchronous D IF does its reset and for
clear on the clock edge. An asynchronous
11. Asynchronous and synchronous D flip-flop A synchronous D ff does its reset and for clear on the clock edge. An asynchronous D ff clears or resets immediately,
12. D flip-flop and D flip-flop with enable 1 1 FF with an
enable impat will hold its churcht
state, even through clock cycles, until
enuble is asserted, A D FF without
enable has no such impact

P2- A Understanding structural, data flow and behavioral Verilog 10 Pts

Implement a 2-input XOR gate using structural, data flow and behavioral Verilog.

The structural and data flow must use only NAND gate as primitive. Draw the diagram and then write the Verilog code.

module x or 2 (a, b, t);
input a, b;
output f;
end module

Malatlow

module xorz (a, b, f);

input a, b;

output f;

assign f= a 1 b;

end module

The behavioral cannot use any equation. Write the code below.

module xore 2 (a, b, f);
input a, b;
output f;
reg f;
always (a (*)
f: a 1 b;

P2-B Understanding blocking and non blocking assignment 15Pts

Given a memory of size 64 words of 8 bits wide, write Verilog code to swap the contents of memory in reverse order. That is transfer word 0 to word 63, word 1 to 62 etc. You cannot use any temp variables to swap \odot

reg [7:0] mem. In [63:0];
reg [7:0] mem. Out [63:0];
Integer i; integer j = 63;
for (i = 0; i < 64; i = i+1, j=j+1)
begin mem Out [i] = mem. In [j];
end

non-block.rg assignment

P3-A: Design using Verilog: 15 points

Implement the counter below in Verilog. All inputs and outputs are in italics and underlined.

Inputs:

- 1. Synchronous signal \underline{e} which enables the counter to increment/decrement by one.
 - 2. Clock clk.
 - 3. Asynchronous signal \underline{r} which resets the counter to 0 when r=1.
- 4. Synchronous load signal <u>load.</u> When load is '1', input data [N-1:0] <u>d</u> is loaded.
 - 4. updown signal: 0 means up, 1 means down

Output:

1. Signal [N-1:0] count, which provides the current value of the counter.

module counter (c/k, d, e, r, lood, updown, count), parameter N: 3. input (N-1:0] difference output wire [N-1:0] count, updown, count, output wire [N-1:0] count, updown, count assign count = 1c;

always (a) (poredge c/k or posedge r)

begin p (r::1)

else if (e::1)

else if (e::1)

ic: (updown::0?

(ic:1): (ic:-1)).

John Hubbard

P3-B: Design using Verilog: 10 points

Design a parity checker that asserts '1' on its output ${f f}$, if it has received an odd number of 1's on the input X. The parity checker has an asynchronous reset, arst and clock CIK

- 1. Draw the circuit by hand X[N-1:0] party
- 2. Implement using Verilog. module parity (clk, aist, x, f),
 - parameter No.3.
 input clk, arst;
 input wire [N-1:0]x;
 out put f;

 - always @ (porchgo elk or posedge arst)
 - begin
 if (arst==1)
 - else f = (x % 2 : : i);

P4: Decomposition strategy 25 points

No Verilog code is required. Draw clean diagrams and mark all the inputs and outputs correctly. Someone should be able take your drawing and write structural Verilog code without any difficulties.

