UCSC 30207 - FPGA John Hubbard 10.1 HW # 4 Problem 3, 9, 4 - Testing switches & LEDS 1) This is called a priority circuit. 3) Using behavioral Verilog, 8 LUT's are regimered. But two of these 4) Using structural verilog, 9 Lut's ar required, it I am restricted to Lut's. Led 7 = N 7 Led 6 = 5W6 5W7 5 w 5 5 m 6 5 m 7 led 7 5/56 55 54 0000 0001 0010 0100 000 1001 0 100 01 0x00F0 / 0x0002 LUT Mask: 16 hFF00 assign Led? = sul.

