```
// File: counter_4bit.v
// John Hubbard, 04 Oct 2014
// hw3 assignment
`timescale 1ns/1ns
module d_flop(d, clk, q, qbar);
    input d, clk;
   output q, qbar;
   reg q, qbar;
    wire d, clk;
    always @(posedge clk)
    begin
        q = d;
        qbar = !q;
    end
endmodule
module counter_4bit(clk, reset, count);
    input clk, reset;
    output [3:0] count;
    wire [3:0] d_in;
    wire [3:0] d_in_and_not_reset;
    wire [3:0] count;
   wire [3:0] count_qbar;
    wire d2_d1bar;
   wire d2_d0bar;
   wire d2bar_d1_d0;
   wire d3_d2bar;
   wire d3_d1bar;
    wire d3_d0bar;
    wire d3bar_d2_d1_d0;
    wire not_reset;
    d_flop d0(d_in_and_not_reset[0], clk, count[0], count_qbar[0]);
    d_flop d1(d_in_and_not_reset[1], clk, count[1], count_qbar[1]);
    d_flop d2(d_in_and_not_reset[2], clk, count[2], count_qbar[2]);
    d_flop d3(d_in_and_not_reset[3], clk, count[3], count_qbar[3]);
    xor bit1_next(d_in[1], count[0], count[1]);
    and bit2_and0(d2_d1bar, count[2], count_qbar[1]);
    and bit2_and1(d2_d0bar, count[2], count_qbar[0]);
    and bit2_and2(d2bar_d1_d0, count_qbar[2], count[1], count[0]);
    or bit2_or1(d_in[2], d2_d1bar, d2_d0bar, d2bar_d1_d0);
    and bit3 and0 (d3 d2bar, count[3], count gbar[2]);
    and bit3_and1(d3_d1bar, count[3], count_qbar[1]);
    and bit3_and2(d3_d0bar, count[3], count_qbar[0]);
    and bit3_and4(d3bar_d2_d1_d0, count_qbar[3], count[2], count[1], count[0]);
    or bit3_or1(d_in[3], d3_d2bar, d3_d1bar, d3_d0bar, d3bar_d2_d1_d0);
```

```
not reset_inv(not_reset, reset);
    and f0(d in and not reset[0], not reset, count qbar[0]);
    and f1(d_in_and_not_reset[1], not_reset, d_in[1]);
    and f2(d_in_and_not_reset[2], not_reset, d_in[2]);
    and f3(d_in_and_not_reset[3], not_reset, d_in[3]);
endmodule
/*
Test run:
vlog ../*.v
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d flop
# -- Compiling module counter_4bit
# -- Compiling module counter 4bit tb
# Top level modules:
   counter_4bit_tb
#
vsim work.counter 4bit tb
# vsim work.counter_4bit_tb
# Loading work.counter_4bit_tb
# Loading work.counter_4bit
# Loading work.d_flop
add wave *
run 330 ns
# time
                          1 tclk, treset: 0 1, tcount:
                          5 tclk, treset: 1 1, tcount:
# time
# time
                         10 tclk, treset: 0 1, tcount:
                         11 tclk, treset: 0 0, tcount:
# time
                         15 tclk, treset: 1 0, tcount:
# time
                                                         1
                         20 tclk, treset: 0 0, tcount:
# time
# time
                         25 tclk, treset: 1 0, tcount:
                         30 tclk, treset: 0 0, tcount:
# time
                         35 tclk, treset: 1 0, tcount:
# time
# time
                         40 tclk, treset: 0 0, tcount:
# time
                         45 tclk, treset: 1 0, tcount:
# time
                         50 tclk, treset: 0 0, tcount:
# time
                         55 tclk, treset: 1 0, tcount:
                         60 tclk, treset: 0 0, tcount:
# time
# time
                         65 tclk, treset: 1 0, tcount:
                         70 tclk, treset: 0 0, tcount:
# time
# time
                         75 tclk, treset: 1 0, tcount:
                                                         7
                         80 tclk, treset: 0 0, tcount:
# time
                         85 tclk, treset: 1 0, tcount:
# time
                         90 tclk, treset: 0 0, tcount:
# time
                         95 tclk, treset: 1 0, tcount:
# time
# time
                        100 tclk, treset: 0 0, tcount:
# time
                        105 tclk, treset: 1 0, tcount: 10
                        110 tclk, treset: 0 0, tcount: 10
# time
# time
                        115 tclk, treset: 1 0, tcount: 11
                        120 tclk, treset: 0 0, tcount: 11
# time
# time
                        125 tclk, treset: 1 0, tcount: 12
                        130 tclk, treset: 0 0, tcount: 12
# time
# time
                        135 tclk, treset: 1 0, tcount: 13
                        140 tclk, treset: 0 0, tcount: 13
# time
```

```
# time
                        145 tclk, treset: 1 0, tcount: 14
                        150 tclk, treset: 0 0, tcount: 14
# time
# time
                        155 tclk, treset: 1 0, tcount: 15
# time
                        160 tclk, treset: 0 0, tcount: 15
                        165 tclk, treset: 1 0, tcount:
# time
# time
                        170 tclk, treset: 0 0, tcount:
# time
                        175 tclk, treset: 1 0, tcount:
                        180 tclk, treset: 0 0, tcount:
# time
                        185 tclk, treset: 1 0, tcount:
# time
                        190 tclk, treset: 0 0, tcount:
# time
# time
                        195 tclk, treset: 1 0, tcount:
                                                         3
                        200 tclk, treset: 0 0, tcount:
# time
# time
                        205 tclk, treset: 1 0, tcount:
                        210 tclk, treset: 0 0, tcount:
# time
# time
                        215 tclk, treset: 1 0, tcount:
                        220 tclk, treset: 0 0, tcount:
# time
# time
                        225 tclk, treset: 1 0, tcount:
                                                         6
                        230 tclk, treset: 0 0, tcount:
# time
# time
                        235 tclk, treset: 1 0, tcount:
                                                         7
                        240 tclk, treset: 0 0, tcount:
# time
                        245 tclk, treset: 1 0, tcount:
# time
# time
                        250 tclk, treset: 0 0, tcount:
# time
                        255 tclk, treset: 1 0, tcount:
                        260 tclk, treset: 0 0, tcount:
# time
# time
                        265 tclk, treset: 1 0, tcount: 10
                        270 tclk, treset: 0 0, tcount: 10
# time
                        275 tclk, treset: 1 0, tcount: 11
# time
# time
                        280 tclk, treset: 0 0, tcount: 11
# time
                        285 tclk, treset: 1 0, tcount: 12
                        290 tclk, treset: 0 0, tcount: 12
# time
# time
                        295 tclk, treset: 1 0, tcount: 13
                        300 tclk, treset: 0 0, tcount: 13
# time
                        305 tclk, treset: 1 0, tcount: 14
# time
                        310 tclk, treset: 0 0, tcount: 14
# time
# time
                        315 tclk, treset: 1 0, tcount: 15
# time
                        320 tclk, treset: 0 0, tcount: 15
# time
                        325 tclk, treset: 1 0, tcount: 0
```

\* /