

Problem 3.9.4 - Testing switches & LEDs

- 1) This is called a priority circuit.
- 3) Using behavioral Verilog, 8 LUT's are required. But two of these
- 4) Using structural verilog, 9 LUT's are required, if I am restricted to LUT4's.

$$\text{Led 7} = \text{sw 7}$$

$$\text{Led 6} = \text{sw 6} \overline{\text{sw 7}}$$

$$\text{Led 5} = \text{sw 5} \overline{\text{sw 6}} \overline{\text{sw 7}}$$

| sw | sw7 | sw6 | sw5 | sw4 | led | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-----|-----|-----|-----|-----|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | | | | |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | | | | |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | | | | |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | | | | |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | | | | |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | | | | |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | | | | |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | | | |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | | | | |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | | | | |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | | | | |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | | | |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | | | | |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | | | | |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | | | | |

LUT mask:

16'hFFF00



not required:

assign Led7 = sw7.

0x00F0

0x000C

0x0002



f_1 3 2 1 0

1 0 1 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1

0 0
0 1
1 0
1 0



0xF000

0200

0C00