

Embedded Systems, Winter Semester 2020
Practice Assignment 2

Discussion: 24/10/2020 - 29/10/2020

Exercise 2-1 Nios II

Objective:


In this tutorial, you will realize a system that lights two LEDs from two switches.
You will use the Altera FPGA board and Quartus II program.

It's not so easy to understand from the first time, but at the end you will be proud to achieve this really interesting tutorial.

- This project is a mix between hardware and software.
- You're indeed going to choose which parts of hardware you want, realize the design and then create a software library from this design. You will be able to create a program in C language and upload this program into the FPGA board.
- For that, the design hardware will be created with the Platform Designer (Qsys) and a file will be generated, that's `de1_blinker.sopcinfo`.
- With this file you will be able to create the BSP (Board Support Package) that it will be compiled with our user application in C language.
- The user application and the BSP will be created with SBT (Software Build Tools).
- These tools are composed of:
 - a) GCC (GNU Compiler Collection)
 - b) A special Nios II GNU C library
 - c) A HAL (Hardware Abstraction Layer)
- SBT is a tool based on Eclipse, a well-known open source IDE.
- You do not need to have Eclipse already installed because the Indigo version will be launched for you when you will decide to create your BSP. Indeed a hidden Eclipse was installed with your Quartus installation.
- After the compilation and the linkage of the user application and the BSP, a new file will be added: `de1_blinker.elf`. At this point, you will send it to the board in order to program it.
- Finally you will see the result directly on the board with red LEDs lit from switches.


Step 1: New Project from Quartus:

a) Quartus → File → New Project Wizard



b) Next

- Project Name: **chip1**
- Project Top-level Entity: **chip1**

The image shows the 'New Project Wizard' dialog box in Quartus. The title bar says 'New Project Wizard'. The main area is titled 'Directory, Name, Top-Level Entity'. It contains three text input fields with labels: 'What is the working directory for this project?' (containing 'C:/intelFPGA_lite/18.1/guc'), 'What is the name of this project?' (containing 'chip1'), and 'What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.' (containing 'chip1'). Each field has a small '...' button to its right. Below these fields is a button labeled 'Use Existing Project Settings...'. At the bottom of the dialog are five buttons: '< Back', 'Next >', 'Finish', 'Cancel', and 'Help'. The 'Next >' button is highlighted in blue.

c) Next → Next → Next

- Family: **MAX 10 (DA/DF/DC/SA/SC)**
- Available devices: **10M50DAF484C7G**

New Project Wizard

Family, Device & Board Settings

Device | **Board**

Select the family and device you want to target for compilation.
You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family

Family: **MAX 10 (DA/DF/DC/SA/SC)**

Device: **All**

Show in 'Available devices' list

Package: **Any**

Pin count: **Any**

Core speed grade: **Any**

Name filter:

☒ Show advanced devices

Target device


☐ Auto device selected by the Fitter
☒ Specific device selected in 'Available devices' list
☐ Other: n/a

Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier
10M50DAF256I7G	1.2V	49760	178	178	1677312	288
10M50DAF484C6GES	1.2V	49760	360	360	1677312	288
10M50DAF484C7G	1.2V	49760	360	360	1677312	288
10M50DAF484C8G	1.2V	49760	360	360	1677312	288
10M50DAF484C8GES	1.2V	49760	360	360	1677312	288
10M50DAF484I7G	1.2V	49760	360	360	1677312	288
10M50DAF484I7P	1.2V	49760	360	360	1677312	288
10M50DAF672C7G	1.2V	49760	500	500	1677312	288
10M50DAF672C8G	1.2V	49760	500	500	1677312	288


< Back **Next >** Finish Cancel Help

d) Next → Next → Finish

Type	ID	Message
	253020	Default device 10M08DAF484C8G is automatically selected for the device family MAX 10


Step 2: Creating Components with Platform Designer:

a) Quartus → Tools → Platform Designer




b) File → Save

- File Name: **de1_blinker.qsys**.



c) In your project directory you can now see a new file: **de1_blinker.qsys**.




d) On the right you can see the **clk_0** clock in the **System Contents** tab.

System Contents						
System: de1_blinker						
Use	Conn...	Name	Description	Export	Clock	
<input checked="" type="checkbox"/>		clk_0	Clock Source			
		clk_in	Clock Input	clk		
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	Double-click to export		
		clk_reset	Reset Output	Double-click to export		
					clk_0	exported


e) Right click on **clk_0** → Rename → Rename it to **clock_main**

Step 3: Adding Nios II Processor:


- a) Look for the IP catalog tab in the top left of the Platform Designer (Qsys) window. Below the IP catalog tab, you can search for the various components you want to add to your Platform Designer (Qsys) based system.




- b) Enter 'Nios' in the search tab and select the **Nios II Processor** (not the Classic Nios II) from the library by double clicking.



- c) A configuration window will appear, in this select the **Nios II/e** processor. The 'e' stands for economy and the 'f' stands for fast. You will use the **economy** version in this tutorial.




- d) The Nios II core is added on the **System Contents** with the name **nios2_gen_0**. Let's rename it to **nios2_proc** by right clicking on the name, and selecting Rename.




- e) You can see that the **data_master** and **instruction_master** are already linked to **debug_mem_slave** with a black line passing by a tiny black round. For now don't worry about the system errors reported.

Step 4: Adding a Memory:

- a) IP Catalog → Library → Basic Functions → On Chip Memory → On-Chip Memory (RAM or ROM) → Add



- b) The On-Chip Memory (RAM or ROM)'s module window appears and in the Size section, you will find the total memory size is 4096 bytes.
- c) This size is a bit short for our first example, so let's replace it by **65536**.



- d) Uncheck 'Initialize memory content'. This feature includes the software executable in the hardware image. If you do not, you will have a bug when trying to upload to the FPGA.

Memory initialization

☐ Initialize memory content

☐ Enable non-default initialization file

Type the filename (e.g: my_ram.hex) or select the hex file using the file browser button.

- e) Click Finish. The **onchip_memory2_0** is added to the **System Contents**. Rename it to **onchip_memory**.


System Contents Address Map Interconnect Requirements

System: de1_blinker Path: onchip_memory


Use	Connections	Name	Description	Export
<input checked="" type="checkbox"/>		clock_main	Clock Source	clk reset <i>Double-click to export</i> <i>Double-click to export</i>
clk_in		Clock Input		
clk_in_reset		Reset Input		
clk		Clock Output		
clk_reset		Reset Output		
<input checked="" type="checkbox"/>		nios2_proc	Nios II Processor	<i>Double-click to export</i>
clk		Clock Input	<i>Double-click to export</i>	
reset		Reset Input	<i>Double-click to export</i>	
data_master		Avalon Memory Mapped Master	<i>Double-click to export</i>	
instruction_master		Avalon Memory Mapped Master	<i>Double-click to export</i>	
irq	Interrupt Receiver	<i>Double-click to export</i>		
debug_reset_request	Reset Output	<i>Double-click to export</i>		
debug_mem_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>		
custom_instruction_m...	Custom Instruction Master	<i>Double-click to export</i>		
<input checked="" type="checkbox"/>	onchip_memory	On-Chip Memory (RAM or ROM) Intel ...		
	clk1	Clock Input	<i>Double-click to export</i>	
	s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	
	reset1	Reset Input	<i>Double-click to export</i>	

Step 5: Adding a First Parallel I/O (PIO) for Switches:

- a) IP Catalog → Library → Processors and Peripherals → Peripherals → PIO (Parallel I/O) → Add



- b) In the **Basic Settings** → **Width (1-32 bits)** → there is already 8 written. Even if you need only 2 switches, let it like that. It will allows us to show how to assign location to the pins later.
- c) Still from the **Basic Settings** → **Direction** → select **Input** → **Finish**.



- d) The PIO (Parallel I/O) module input has just been added to the System Contents.
- e) Rename it from **pio_0** to **switch**.

<input checked="" type="checkbox"/>		switch	PIO (Parallel I/O) Intel FPGA IP	
		clk	Clock Input	<i>Double-click to export</i>
		reset	Reset Input	<i>Double-click to export</i>
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>
		external_connection	Conduit	<i>Double-click to export</i>

Step 6: Adding a Second Parallel I/O (PIO) for LEDs:

- IP Catalog → Library → Processors and Peripherals → Peripherals → PIO (Parallel I/O) → Add
- Same steps as part (a) in Step 5
- In the **Basic Settings** → **Width (1-32 bits)** → there is already **8** written. This time change it to **2**.
- Still from the **Basic Settings** → **Direction** → select **Output** → **Finish**.

Basic Settings

Width (1-32 bits):

Direction:

☐ Bidir

☐ Input

☐ InOut

☒ Output


Output Port Reset Value:

- The PIO (Parallel I/O) module output has just been added to the System Contents.
- Rename it from **prio_0** to **led**.

Use	Connections	Name	Description	Export
		clk	Clock Input	Double-click to export
		reset	Reset Input	Double-click to export
		data_master	Avalon Memory Mapped Master	Double-click to export
		instruction_master	Avalon Memory Mapped Master	Double-click to export
		irq	Interrupt Receiver	Double-click to export
		debug_reset_request	Reset Output	Double-click to export
		debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export
		custom_instruction_m...	Custom Instruction Master	Double-click to export
<input checked="" type="checkbox"/>		onchip_memory	On-Chip Memory (RAM or ROM) Intel ...	
		clk1	Clock Input	Double-click to export
		s1	Avalon Memory Mapped Slave	Double-click to export
		reset1	Reset Input	Double-click to export
<input checked="" type="checkbox"/>		switch	PIO (Parallel I/O) Intel FPGA IP	
		clk	Clock Input	Double-click to export
		reset	Reset Input	Double-click to export
		s1	Avalon Memory Mapped Slave	Double-click to export
		external_connection	Conduit	Double-click to export
<input checked="" type="checkbox"/>		led	PIO (Parallel I/O) Intel FPGA IP	
		clk	Clock Input	Double-click to export
		reset	Reset Input	Double-click to export
		s1	Avalon Memory Mapped Slave	Double-click to export
		external_connection	Conduit	Double-click to export

Step 7: Adding JTAG UART Component:

- a) Search for 'JTAG' in the IP Catalog, locate the **JTAG UART** → Add.




- b) Keep the default settings and click **Finish**.
 c) Rename it from **jtag_uart_0** to **jtag_uart**.

<input checked="" type="checkbox"/>		jtag_uart	JTAG UART Intel FPGA IP	
	clk	Clock Input		<i>Double-click to export</i>
	reset	Reset Input		<i>Double-click to export</i>
	avalon_jtag_slave	Avalon Memory Mapped Slave		<i>Double-click to export</i>
	irq	Interrupt Sender		<i>Double-click to export</i>

Step 8: Connecting the Qsys System Components Together:

- a) Connect the **clk_main.clk** with each components' clocks.
- clk_main.clk → nios2_proc.clk
 - clk_main.clk → onchip_memory.clk1
 - clk_main.clk → switch.clk
 - clk_main.clk → led.clk
 - clk_main.clk → jtag_uart.clk
- b) Connect the **clk_main.clk_reset** with each components' resets inputs.
- clk_main.clk_reset → nios2_proc.reset
 - clk_main.clk_reset → onchip_memory.reset1
 - clk_main.clk_reset → switch.reset
 - clk_main.clk_reset → led.reset
 - clk_main.clk_reset → jtag_uart.reset
- c) Connect the **nios2_proc.data_master** with the following:
- nios2_proc.data_master → onchip_memory.s1
 - nios2_proc.data_master → switch.s1
 - nios2_proc.data_master → led.s1
 - nios2_proc.data_master → jtag_uart.avalon_jtag_slave
- The *nios2_proc.data_master* is already connected to *nios2_proc.debug_memory_slave*
- d) Connect the **nios2_proc.instruction_master** with the following:
- nios2_proc.instruction_master → onchip_memory.s1
- The *nios2_proc.instruction_master* is already connected to *nios2_proc.debug_memory_slave*
- e) Let's assign base addresses. From **System** → **Assign Base Addresses**.
- f) Double click on **nios2_proc** from the **System Contents** tab.
- g) **Vectors** → **Reset Vector** → **Reset vector memory** → Select **onchip_memory.s1**.
- h) **Vectors** → **Exception Vector** → **Exception vector memory** → Select **onchip_memory.s1**.



- i) To finish the system, you have to add connections to external connections.
- j) As you can see the **switch.external_connection** is in a not defined state.


Type	Path	Message
2 Warnings		
	de1_blinker.switch	switch.external_connection must be exported, or connected to a matching conduit.
	de1_blinker.led	led.external_connection must be exported, or connected to a matching conduit.

- k) From the **System Contents** tab → the **switch** section → **external_connection** → go to **Export** column → click on **Double-click to export**
- l) The new **Export** becomes **switch_external_connection**.
- m) Do the same for the **led** → **external_connection** in the **Export** column.
- n) The new **Export** becomes **led_external_connection**.

<input checked="" type="checkbox"/>		switch	PIO (Parallel I/O) Intel FPGA IP	
		clk	Clock Input	<i>Double-click to export</i>
		reset	Reset Input	<i>Double-click to export</i>
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>
		external_connection	Conduit	switch_external_connection
<input checked="" type="checkbox"/>		led	PIO (Parallel I/O) Intel FPGA IP	
		clk	Clock Input	<i>Double-click to export</i>
		reset	Reset Input	<i>Double-click to export</i>
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>
		external_connection	Conduit	led_external_connection


- o) Connect the **nios2_proc.interrupt** with the following:
- **nios2_proc.interrupt** → **jtag_uart.interrupt**

p) You are done for the clicking black rounds part. You should have something that looks like this:




Step 9: Generating HDL Code:

- a) **Generate** → **Generate HDL** → Click on the **Generate** button.
- The Generate window appears with plenty of generating lines.




- b) At the end of the generation, if you check your sys-on-prog-chip directory, you should see a new de1_blinker folder and 5 new files in addition to de1_blinker.sys:
- de1_blinker.bsf
 - de1_blinker.cmp
 - de1_blinker.html
 - de1_blinker.sopcinfo
 - de1_blinker.generation.rpt
- c) Inside the de1_blinker folder there is another folder called **Synthesis**.
- d) Inside the **Synthesis** folder another called **Submodules** with a lot of files.




Step 10: Adding Files:


- a) We now move back to the Quartus main window (Not the Platform Designer).
- b) **Project** → **Add/Remove Files in Project**.



- c) Click the '...' button at the right of the **File name** text input.



- g) **Project Navigator** → click the **Files** tab.
- h) In the list of files, select **de1_blinker/synthesis/de1_blinker.v**




- i) **Right click** → **Set as Top-Level Entity**.





Step 11: Compilation:

- a) **Quartus** → **Processing** → **Start Compilation**.
- b) Normally the compilation ends with no errors (only warnings). The first compilation was to tell Quartus which pins you would like to use.

















- c) Let's now assign the pins to its correct locations.
- d) **Quartus** → **Assignments** → **Pin Planner**.
- e) At the bottom, in the **All Pins** area, you should see **Node Name** but without their **Location** nor their **I/O Bank** and **VREF Group**.



f) We have to add each location to each node. Check the DE10-Lite board manual to know the locations.

g) Since we configured 8 inputs (switches) and 2 outputs (LEDs) in the Platform Designer, we will have the following in the Pin Planner:

- LEDs (Output)
- Switches (Input)

Node Name	Direction	Location	I/O Bank	VREF Group
 altera_reserved_tdo	Output			
 altera_reserved_tms	Input			
 clk_clk	Input			
 led_extern..._export[1]	Output			
 led_extern..._export[0]	Output			
 reset_reset_n	Input			
 switch_ext..._export[7]	Input			
 switch_ext..._export[6]	Input			
 switch_ext..._export[5]	Input			
 switch_ext..._export[4]	Input			
 switch_ext..._export[3]	Input			
 switch_ext..._export[2]	Input			
 switch_ext..._export[1]	Input			
 switch_ext..._export[0]	Input			

h) Click on the **Location** field beside each **Node Name**. A drop down menu with the pins will appear. Select the pins according to the following guide:

















Signal Name	FPGA Pin No.	Description	I/O Standard
SW0	PIN_C10	Slide Switch[0]	3.3-V LVTTL
SW1	PIN_C11	Slide Switch[1]	3.3-V LVTTL
SW2	PIN_D12	Slide Switch[2]	3.3-V LVTTL
SW3	PIN_C12	Slide Switch[3]	3.3-V LVTTL
SW4	PIN_A12	Slide Switch[4]	3.3-V LVTTL
SW5	PIN_B12	Slide Switch[5]	3.3-V LVTTL
SW6	PIN_A13	Slide Switch[6]	3.3-V LVTTL
SW7	PIN_A14	Slide Switch[7]	3.3-V LVTTL
SW8	PIN_B14	Slide Switch[8]	3.3-V LVTTL
SW9	PIN_F15	Slide Switch[9]	3.3-V LVTTL

Signal Name	FPGA Pin No.	Description	I/O Standard
LEDR0	PIN_A8	LED [0]	3.3-V LVTTL
LEDR1	PIN_A9	LED [1]	3.3-V LVTTL
LEDR2	PIN_A10	LED [2]	3.3-V LVTTL
LEDR3	PIN_B10	LED [3]	3.3-V LVTTL
LEDR4	PIN_D13	LED [4]	3.3-V LVTTL
LEDR5	PIN_C13	LED [5]	3.3-V LVTTL
LEDR6	PIN_E14	LED [6]	3.3-V LVTTL
LEDR7	PIN_D14	LED [7]	3.3-V LVTTL
LEDR8	PIN_A11	LED [8]	3.3-V LVTTL
LEDR9	PIN_B11	LED [9]	3.3-V LVTTL

- i) We need to configure the location of our `clk_clk`:

Signal Name	FPGA Pin No.	Description	I/O Standard
ADC_CLK_10	PIN_N5	10 MHz clock input for ADC (Bank 3B)	3.3-V LVTTL
MAX10_CLK1_50	PIN_P11	50 MHz clock input(Bank 3B)	3.3-V LVTTL
MAX10_CLK2_50	PIN_N14	50 MHz clock input(Bank 3B)	3.3-V LVTTL


- j) After selecting the locations for our input (switches), output (LEDs) and clock pins:

Node Name	Direction	Location	I/O Bank	VREF Group
 altera_reserved_tck	Input			
 altera_reserved_tdi	Input			
 altera_reserved_tdo	Output			
 altera_reserved_tms	Input			
 clk_clk	Input	PIN_P11	3	B3_N0
 led_extern..._export[1]	Output	PIN_A9	7	B7_N0
 led_extern..._export[0]	Output	PIN_A8	7	B7_N0
 reset_reset_n	Input			
 switch_ext..._export[7]	Input	PIN_A14	7	B7_N0
 switch_ext..._export[6]	Input	PIN_A13	7	B7_N0
 switch_ext..._export[5]	Input	PIN_B12	7	B7_N0
 switch_ext..._export[4]	Input	PIN_A12	7	B7_N0
 switch_ext..._export[3]	Input	PIN_C12	7	B7_N0
 switch_ext..._export[2]	Input	PIN_D12	7	B7_N0
 switch_ext..._export[1]	Input	PIN_C11	7	B7_N0
 switch_ext..._export[0]	Input	PIN_C10	7	B7_N0


- k) Recompile the project. **Quartus → Processing → Start Compilation.**
- This second compilation is really important, don't skip it.

Step 12: Sending the Design to the Board:


- a) At this point, you have to send the file **chip1.sof**, generated by the second compilation, into the board.



- b) Quartus → Tools → Programmer.



- c) You just have to click **Start** to upload the program into the board.




Step 13: Creating a BSP library with Nios II Software Tools:

Important Note:


It's necessary to have the board plugged and turned on.

Otherwise the BSP library won't find the corresponding ID nor the timestamp of the current program. Indeed, when you create the BSP, the library will read the ID and timestamp of the board's program. Once the design is sent to the board, you can create our BSP library.


- a) **Quartus → Tools → Nios II Software Build Tools for Eclipse**



b) Eclipse → File → New→ Nios II Application and BSP from Template




- c) In **SOPC Information File name**, choose **de1_blinker.sopcinfo**
- d) Automatically in the CPU name part you can see **nios2_proc** appears in the drop-down menu.
- e) Add a name in the **Project name** part, for example **blinker-lib**.
- f) In the **Project template**, let **Hello Small World** as template.
- g) Click Next, you should see **blinker-lib_bsp** as **BSP Project name**. Click Finish.
- h) The compilation of the BSP library starts and you can find two new projects. In the **Project Explorer**, there is two new projects:
 - blinker-lib
 - blinker-lib_bsp
- i) **Project Explorer** → **Right click on blinker-lib** → **Run As** → **Nios II Hardware**
- j) You should see a message on your console.



Step 14: Creating a User Application with Nios II Software Tools:

- a) It's time now to create a user application.
- b) **Eclipse → File → New → Nios II Application**
- c) Add a name in the **Project name**, for example **app-to-board**.
- d) In the **BSP location**, choose **blinker-lib__bsp**. Click Finish.



- e) Let's create a C file.
- f) **Project Explorer** → **Right-click app-to-board** → **New** → **Source File**
- g) As **Source file**, type **main.c**.
- h) As **Template**, choose **Default C source template**. Click **Finish**.

i) In the new file created, write the following code that we are going to explain soon:

```
#include "io.h"
#include "system.h"

// Gets led_pattern as parameter in order to write to the register.

void set_led(unsigned char led_pattern) {
    IOWR(LED_BASE, 0, led_pattern); // writes register
}

// Main, what else?
// Gets LEDs pattern from switchers.
// Sets LEDs register according to the pattern.

void main() {
    unsigned char led_pattern = 0x00;

    while (1) { // infinite loop
        led_pattern = IORD(SWITCH_BASE, 0); // gets LEDs
        set_led(led_pattern); // sets LEDs
    }
}
```

j) Then from the **Project Explorer** → **Right-click app-to-board** → **Run As** → **3 Nios II Hardware**.

Note:

- The main program start compiling then it is linked. It's possible that the Run Configuration window opens.
- Often there is a lack of information, so in the Target Connection tab, you have to click Refresh Connections on the right.
- If you click the System ID Properties, you should see expected ID base, system and timestamp.
- Sometimes, there are errors because Eclipse or the board cannot retrieve correct information (for example because the board wasn't turned on during the BSP creation).
- In this case, check Ignore mismatched system ID and/or Ignore mismatched system timestamp in the Target Connection tab at the bottom. Then click Apply and Run.
- Even sometimes if you close and reopen Eclipse it works. Or if you relaunch a compilation from your design from Quartus and reload the chip1.sof into the board. Or just try to recompile the project.
- It's not always easy to understand, I agree, but electronics is a delicate thing.

- At the end of the process, you should see in the console, something like that:

```
Using cable "USB-Blaster-[USB-0]", device 1, instance 0x00
Pausing target processor: not responding.
Resetting and trying again: OK
Reading System ID at address 0x00009020: verified
Initializing CPU cache (if present)
OK
```

```
Downloading 00004000 ( 0%)
Downloading 00004F0C (61%)
Downloaded 4KB in 0.0s
```

```
Verifying 00004000 ( 0%)
Verifying 00004F0C (61%)
Verified OK
```

```
Starting processor at address 0x00004020
```

- If yes, then the program is into the board.
- Try to push switchers SW0 and SW1 to high, you should see LEDR0 and LEDR1 light respectively.