Morello Supplement to ELF for the Arm 64-bit Architecture (AArch64)

Release 2020Q3

Arm Ltd

Oct 01, 2020

CONTENTS

1	Change control 1.1 Current status and anticipated changes	2 2 2
2	License 2.1 CC-BY-SA-4.0 and Patent Grant	3
3	Preface 3.1 Morello alpha 3.2 Abstract	5 5 5
4	About This Specification	6
5	Object Files5.6Symbol Table	7 7 8
6	APPENDIX 6.1 Sample initialization of capabilities at runtime	

Document number: 102072

Date of Issue: 1st October 2020

ONE

CHANGE CONTROL

1.1 Current status and anticipated changes

The following support level definitions are used by the Arm ABI specifications:

Release

Arm considers this specification to have enough implementations, which have received sufficient testing, to verify that it is correct. The details of these criteria are dependent on the scale and complexity of the change over previous versions: small, simple changes might only require one implementation, but more complex changes require multiple independent implementations, which have been rigorously tested for cross-compatibility. Arm anticipates that future changes to this specification will be limited to typographical corrections, clarifications and compatible extensions.

Beta

Arm considers this specification to be complete, but existing implementations do not meet the requirements for confidence in its release quality. Arm may need to make incompatible changes if issues emerge from its implementation.

Alpha

The content of this specification is a draft, and Arm considers the likelihood of future incompatible changes to be significant.

This document is a draft and all content is at the **Alpha** quality level. The relocation codes in *Relocation* (page 8) are especially expected to change.

1.2 Change history

Issue Date		By Change	
00alpha 1 st October 2020		AK	Alpha release.

TWO

LICENSE

2.1 CC-BY-SA-4.0 and Patent Grant

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/4.0/ or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

Grant of Patent License. Subject to the terms and conditions of this license (both the Public License and this Patent License), each Licensor hereby grants to You a perpetual, worldwide, non-exclusive, nocharge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Licensed Material, where such license applies only to those patent claims licensable by such Licensor that are necessarily infringed by their contribution(s) alone or by combination of their contribution(s) with the Licensed Material to which such contribution(s) was submitted. If You institute patent litigation against any entity (including a cross-claim or counterclaim in a lawsuit) alleging that the Licensed Material or a contribution incorporated within the Licensed Material constitutes direct or contributory patent infringement, then any licenses granted to You under this license for that Licensed Material shall terminate as of the date such litigation is filed.

2.1.1 About the license

As identified more fully in the CC-BY-SA-4.0 section, this project is licensed under CC-BY-SA-4.0 along with an additional patent license. The language in the additional patent license is largely identical to that in Apache-2.0 (specifically, Section 3 of Apache-2.0 as reflected at https://www.apache.org/licenses/LICENSE-2.0) with two exceptions.

First, several changes were made related to the defined terms so as to reflect the fact that such defined terms need to align with the terminology in CC-BY-SA-4.0 rather than Apache-2.0 (e.g., changing "Work" to "Licensed Material").

Second, the defensive termination clause was changed such that the scope of defensive termination applies to "any licenses granted to You" (rather than "any patent licenses granted to You"). This change is intended to help maintain a healthy ecosystem by providing additional protection to the community against patent litigation claims.

2.1.2 Contributions

Contributions to this project are licensed under an inbound=outbound model such that any such contributions are licensed by the contributor under the same terms as those in the CC-BY-SA-4.0 section.

2.1.3 Trademark Notice

The text of and illustrations in this document are licensed by Arm under a Creative Commons Attribution–Share Alike 4.0 International license ("CC-BY-SA-4.0"), with an additional clause on patents.

The Arm trademarks featured here are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Please visit https://www.arm.com/company/policies/trademarks for more information about Arm's trademarks.

2.1.4 Copyright Notice

Copyright (c) 2020, Arm Limited and its affiliates. All rights reserved.

THREE

PREFACE

3.1 Morello alpha

This document is an alpha proposal for Morello extensions to ELF for AArch64. Feedback welcome through your normal channels.

3.2 Abstract

This document describes the use of the Morello extensions to the ELF binary file format in the Application Binary Interface (ABI) for the Arm 64-bit architecture.

3.3 Keywords

ELF, AArch64 ELF, Morello, C64, ...

3.4 References

This document refers to, or is referred to by, the following documents.

Ref	External reference or URL	Title	
MORELLO_AAELF64 This document		Morello extensions to ELF for the Arm 64-bit	
		Architecture (AArch64).	
AAELF64	IHI 0056	ELF for the Arm 64-bit Architecture (AArch64).	
MORELLO_ARM	DDI0606	Arm® Architecture Reference Manual Supple-	
		ment Morello for A-profile Architecture	

3.5 Terms and abbreviations

The ABI for the Morello extensions to the Arm 64-bit Architecture uses the following terms and abbreviations.

C64 The instruction set available when the Morello extensions are used.

A64 The instruction set available when in AArch64 state.

Other terms may be defined when first used.

FOUR

ABOUT THIS SPECIFICATION

This specification only provides the Morello-specific extensions to the base ELF specification for the Arm 64-bit Architecture (AArch64), and is expected to be used along with ELF for the Arm 64-bit Architecture (AArch64).

Object Files (page 7) is structured to correspond to the chapter with the same name in ELF for the Arm 64-bit Architecture (AArch64):

FIVE

OBJECT FILES

5.6 Symbol Table

5.6.3 Symbol Types

All code symbols exported from an object file (symbols with binding STB_GLOBAL) shall have type STT_FUNC. All extern data objects shall have type STT_OBJECT. No STB_GLOBAL data symbol shall have type STT_FUNC. The type of an undefined symbol shall be STT_NOTYPE or the type of its expected definition.

The type of any other symbol defined in an executable section can be STT_NOTYPE. A linker is only required to provide long-branch and PLT support for symbols of type STT_FUNC. A linker is also only required to provide interworking support for A64 and C64 symbols of type STT_FUNC (interworking for untyped symbols must be encoded directly in the object file)

5.6.4 Symbol names

A symbol that names a C or assembly language entity should have the name of that entity. For example, a C function called calculate generates a symbol called calculate (not _calculate).

Symbol names are case sensitive and are matched exactly by linkers.

Any symbol with binding STB_LOCAL may be removed from an object and replaced with an offset from another symbol in the same section under the following conditions:

- The original symbol and replacement symbol are not of type STT_FUNC, or both symbols are of type STT_FUNC and describe code of the same instruction set state (either both A64 or both C64).
- The symbol is not described by the debug information.
- The symbol is not a mapping symbol (*Mapping Symbols* (page 7)).
- The resulting object, or image, is not required to preserve accurate symbol information to permit de-compilation or other post-linking optimization techniques.
- If the symbol labels an object in a section with the SHF_MERGE flag set, the relocation using symbol may be changed to use the section symbol only if the initial addend of the relocation is zero.

No tool is required to perform the above transformations; an object consumer must be prepared to do this itself if it might find the additional symbols confusing.

5.6.5 Mapping symbols

A section of an ELF file can contain a mixture of A64 code, C64 code and data. There are inline transitions between code and data at literal pool boundaries.

Linkers, file decoders and other tools need to map binaries correctly. To support this, a number of symbols, termed mapping symbols appear in the symbol table to label the start of each sequence of bytes

of the appropriate class. All mapping symbols have type STT_NOTYPE and binding STB_LOCAL. The st_size field is unused and must be zero.

The mapping symbols are defined in *Table: Mapping symbols* (page 8). It is an error for a relocation to reference a mapping symbol. Two forms of mapping symbol are supported:

- A short form that uses a dollar character and a single letter denoting the class. This form can be used when an object producer creates mapping symbols automatically. Its use minimizes string table size.
- A longer form in which the short form is extended with a period and then any sequence of characters that are legal for a symbol. This form can be used when assembler files have to be annotated manually and the assembler does not support multiple definitions of symbols.

Mapping symbols defined in a section (relocatable view) or segment (executable view) define a sequence of half-open intervals that cover the address range of the section or segment. Each interval starts at the address defined by the mapping symbol, and continues up to, but not including, the address defined by the next (in address order) mapping symbol or the end of the section or segment. A section that contains instructions must have a mapping symbol defined at the beginning of the section. If a section contains only data no mapping symbol is required. A platform ABI should specify whether or not mapping symbols are present in the executable view; they will never be present in a stripped executable file.

Name	Meaning
\$x Start of a sequence of A64 instructions	
\$x. <any></any>	
\$c	Start of a sequence of C64 instructions
\$c. <any></any>	
\$d	Start of a sequence of data items (for example, a literal pool)
\$d. <any></any>	

Table 5.5: Mapping symbols

5.6.6 Symbol Values

In addition to the normal rules for symbol values the following rules shall also apply to symbols of type STT_FUNC and STT_GNU_IFUNC:

- If the symbol addresses an A64 instruction, its value is the address of the instruction (in a relocatable object, the offset of the instruction from the start of the section containing it).
- If the symbol addresses a C64 instruction, its value is the address of the instruction with bit 0 set (in a relocatable object, the section offset with bit 0 set).

Note: This allows a linker to distinguish A64 and C64 code symbols without having to refer to the map. An A64 symbol will always have an even value, while a C64 symbol will always have an odd value. However, a linker should strip the discriminating bit from the value before using it for relocation.

5.7 Relocation

5.7.3 Relocation types

Relocation codes

Morello uses the private relocation code space for vendor experiments [0xE000, 0xF000) specified in ELF for the Arm 64-bit Architecture (AArch64).

Static Morello relocation codes begin at 0xE000(57344); dynamic ones at 0xE800(59392). Relocation codes starting at 0xEA00(59904) are reserved for private Morello experiments.

Relocation operations

The following nomenclature is used in the descriptions of relocation operations:

- S (when used on its own) is the address of the symbol.
- A is the addend for the relocation.
- P is the address of the place being relocated (derived from r_offset).
- C is 1 if the target symbol S has type STT_FUNC and the symbol addresses a C64 instruction; it is 0 otherwise.
- X is the result of a relocation operation, before any masking or bit-selection operation is applied
- Page(expr) is the page address of the expression expr, defined as (expr & ~0xFFF). (This applies even if the machine page size supported by the platform has a different value.)
- GOT is the address of the Global Offset Table, the table of code and data addresses to be resolved at dynamic link time. The GOT and each entry in it must be aligned to the pointer-size.
- GDAT(S+A) represents a pointer_sized entry in the GOT for address S+A. The entry will be relocated at run time with relocation R_MORELLO_GLOB_DAT(S+A).
- G(expr) is the address of the GOT entry for the expression expr.
- GTLSDESC(S+A) represents a consecutive pair of pointer-sized entries in the GOT which contain a tlsdesc structure describing the thread-local variable located at offset A from thread-local symbol S. The first entry holds a pointer to the variable's TLS descriptor resolver function and the second entry holds a platform-specific offset or pointer. The pair of pointer-sized entries will be relocated with R_MORELLO_TLSDESC(S+A).
- TLSDESC(S+A) resolves to a contiguous pair of pointer-sized values, as created by GTLSDESC(S+A).
- CAP_INIT Generate a capability with all required information. When used on its own represents the operations needs to be done for handling R_MORELLO_CAPINIT.
- CAP_SIZE The size of the underlying memory region that the capability can reference. This may not directly map to the symbol size.
- CAP_PERM The permission of the capability. This may not directly map to the type of the symbol.
- [msb:1sb] is a bit-mask operation representing the selection of bits in a value. The bits selected range from 1sb up to msb inclusive. For example, 'bits [3:0]' represents the bits under the mask 0x0000000F. When range checking is applied to a value, it is applied before the masking operation is performed.

pointer-size

The pointer-size is 64 bits for the A64 ABI and 128 bits for the pure capability (C64) ABI.

5.7.15 Static Morello relocations

Warning: The ELF64 Code of the relocations are subject to change.

Table 5.6: Relocations to generate 19, 21 and 33 bit PC-relative addresses

ELF64	Name	Operation	Comment
Code			
57348	R_MORELLO_LD_PREL_L017	S + A	Set a load-literal immediate value to
		- (P & ~0xF)	bits [20:4] of X; check that $-2^{20} \le X$
			$< 2^{20}$, check that X & 15 = 0
57349	R_MORELLO_ADR_PREL_PG_HI20	Page(S+A)	Set an ADRP immediate value to bits
		- Page(P)	[31:12] of the X;
			check that $-2^{31} <= X < 2^{31}$
57350	R_MORELLO_ADR_PREL_PG_HI20_NC	Page(S+A)	Set an ADRP immediate value to bits
		- Page(P)	[31:12] of the X; No overflow check Al-
			though overflow must not be checked,
			a linker should check that the value of
			X is aligned to a multiple of the datum
			size.

Table 5.7: Relocations for control-flow instructions - all offsets are a multiple of 4

ELF64	Name	Operation	Comment
Code			
57344	R_MORELLO_TSTBR14	((S + A) C) - P	Set the immediate field of a TBZ/TBNZ
			instruction to bits [15:2] of X;
			check that $-2^{15} \le X \le 2^{15}$
			See Call and Jump relocations (page 10)
57345	R_MORELLO_CONDBR19	((S + A) C) - P	Set the immediate field of a conditional
			branch
			instruction to bits [20:2] of X;
			check that $-2^{27} <= X < 2^{27}$
			See Call and Jump relocations (page 10)
57346	R_MORELLO_JUMP26	((S + A) C) - P	Set a B immediate field to bits [27:2] of X;
			check that $-2^{27} \le X \le 2^{27}$
			See Call and Jump relocations (page 10)
57347	R_MORELLO_CALL26	((S + A) C) - P	Set a BL immediate field to bits [27:2] of X;
			check that $-2^{27} \le X \le 2^{27}$
			See Call and Jump relocations (page 10)

Call and Jump relocations

There is one relocation code ($R_MORELLO_CALL26$) for function call (BL) instructions and one ($R_MORELLO_JUMP26$) for jump (B) instructions.

A linker may use a veneer (a sequence of instructions) to implement a relocated branch if the relocation is either

R_MORELLO_CALL26 or R_MORELLO_JUMP26 and:

- The target symbol has type STT_FUNC.
- Or, the target symbol and relocated place are in separate sections input to the linker.

• Or, the target symbol is undefined (external to the link unit).

In all other cases a linker shall diagnose an error if relocation cannot be effected without a veneer. A linker generated veneer may corrupt registers c16 and the condition flags, but must preserve all other registers. Linker veneers may be needed for a number of reasons, including, but not limited to:

- Interworking: The branch source and target symbol are in different execution states (A64/C64).
- Range Extension: The branch source and target symbol are in C64 execution state and the target is outside the addressable span of the branch instruction (+/- 128MB).
- Target address will not be known until run time, or the target address might be pre-empted.

Long branches with 64-bit range are not supported yet for range extensions or for interworking. Interworking between ABIs are not supported yet.

ELF64	Name	Operation	Comment
Code			
57351	R_MORELLO_ADR_GOT_PAGE	Page(G(GDAT(S+A)))	Set the immediate value of an
		- Page(P)	ADRP to bits [31:12] of X; check
			that $-2^{31} \le X \le 2^{31}$
57352	R_MORELLO_LD128_GOT_L012_NC	G(GDAT(S+A))	Set the LD/ST immediate field to
			bits [11:4] of X. No overflow check;
			check that $X&15 = 0$
			Also see Static linking with Morello
			(page 12)

Table 5.14: GOT-relative instruction relocations

Relocations for thread-local storage

Morello only defines the relocations needed to implement the descriptor based thread-local storage (TLS) models in a SysV-type environment. The details of TLS descriptors are beyond the scope of this specification; a general introduction can be found in [TLSDESC]. Also, only the relocations needed to implement the Global Dynamic (GD) access model and the Local Executable (LE) access models are defined.

Relocations needed to define the traditional TLS models are undefined.

ELF64 Name Operation Comment Code 57600 R_MORELLO_TLSDESC_ADR_PAGE20 Page(G(GTLSDESC(S+A))) Set the immediate value of an - Page(P) ADRP to bits [31:12] of X; check that $-2^{31} < = X < 2^{31}$ 57601 R_MORELLO_TLSDESC_LD128_L012 G(GTLSDESC(S+A)) Set the LD/ST immediate field to bits [11:4] of X. No overflow check; check that X&15 = 057602 For relaxation only. Must be R_MORELLO_TLSDESC_CALL None used to identify a BLR instruction which performs an indirect call to the TLS descriptor function for S + A.

Table 5.15: TLS descriptor relocations

5.7.16 Dynamic Morello relocations

Table 5.21: Dynamic relocations

ELF64	Name	Operation			Comment
Code					
59392	R_MORELLO_CAPINIT	CAP_INIT(S,	Α,	CAP_SIZE,	See note below
		CAP_PERM)			
59393	R_MORELLO_GLOB_DAT	CAP_INIT(S,	Α,	CAP_SIZE,	See note below
		CAP_PERM)			
59394	R_MORELLO_JUMP_SLOT	CAP_INIT(S,	Α,	CAP_SIZE,	See note below
		CAP_PERM)			
59395	R_MORELLO_RELATIVE	CAP_INIT(S,	Α,	CAP_SIZE,	See note below
		CAP_PERM)			
59396	R_MORELLO_IRELATIVE	CAP_INIT(S,	Α,	CAP_SIZE,	See note below
		CAP_PERM)			
59397	R_MORELLO_TLSDESC	TLSDESC(S+A)			Identifies a TLS descriptor
					to be filled

Note: R_MORELLO_CAPINIT instructs the runtime or dynamic loader to create a 16-byte capability at r_offset. r_offset must be 16-byte aligned. An object producer may communicate a hint about the size of the capability to the static linker in the 16-byte fragment identified by r_offset. The fragment has the following format:

| 64-bits empty | 64-bits size |

R_MORELLO_GLOB_DAT instructs the runtime or dynamic loader to create a 16-byte capability in the GOT entry identified by r_offset. The capability holds the address of a data symbol which must be resolved at load time when dynamic linking.

R_MORELLO_JUMP_SLOT instructs the dynamic loader to create a 16-byte capability in the GOT entry identified by r_offset. The capability holds the address of a function symbol which must be resolved at load time

R_MORELLO_RELATIVE represents an optimization of R_MORELLO_GLOB_DAT. It can be used when the symbol resolves to the current shared object or executable. S must be the Null symbol (Index 0) the address and permissions must be written to the fragment. See *Dynamic linking with Morello* (page 13) for details.

 $R_MORELLO_IRELATIVE$ is used by the linker when transforming IFUNC s. The rest are the same as $R_MORELLO_RELATIVE$

5.7.17 Static linking with Morello

A capability has more associated information than a conventional pointer. It has extra information, for example base, offset, size and permissions.

Capabilities cannot be statically initialised. Global capability initialization when static linking is performed by the runtime at program startup. The communication between the static linker and runtime is implementation defined. This document describes an implementation implemented based on a table of capability descriptions created at static link time, where each capability generating relocation results in one entry in the table. When static linking, all capability descriptions will be explicitly grouped into a single table of capability descriptions where each table entry is a struct capdesc listed below.

In the current LIVM based Morello toolchain, the runtime iterates through each capdesc entry creating a capability in the location pointed to by cap_location, with the specified base, offset, size and permissions given by the entry. To aid in the finding of the capability descriptions table the linker emits two symbols to denote the start and end of the table: __cap_relocs_start and __cap_relocs_end respectively. The capability descriptions table is placed inside the __cap_relocs section.

```
struct capdesc
{
    void*__capability cap_location;
    void* base;
    uint64_t offset;
    uint64_t size;
    uint64_t permissions;
};
```

The permission bits of a capability constructed for a capdesc entry is the inverse of the permissions[17:0] field in the capdesc entry. Additionally, the MSB (bit 64) of the capdesc permissions field is set for Executable symbols to indicate that the PCC is to be used to construct the Capability.

Permission	Encoding
Executable	0x8000000000013DBCULL
Read-Write Data	0x8FBEULL
Read-Only Data	0x1BFBEULL

When a Morello-capable assembler sees a .capinit instruction, it reserves a 16-byte (128 bits) location (fragment) and generates a R_MORELLO_CAPINIT relocation for the linker to create a capability in the fragment. The assembler may use the fragment with the following format to give out size hints for the linker to use before processing the relocation.

64-bit: empty 64-bit: size	64-bit: empty	64-bit: size
----------------------------	---------------	--------------

This size hint if not superseded by more accurate information will be incorporated into the capdesc size field.

In case of position independent code (PIC), the assembler will generate a R_MORELLO_LD128_GOT_LO12_NC relocation, which causes the linker to generate a 16-byte aligned, 16-byte sized entry in the .got that will be initialised by a capdesc entry in a capability descriptions table with the address of the .got entry as its location field. All information required to initialize the capability is self-contained in the capdesc entry, so the linker is not required to provide any size hints in the .got entry.

5.7.18 Dynamic linking with Morello

When dynamic linking, capability initialization is done by the dynamic linker as a result of processing one of the dynamic relocations listed in *Table: Dynamic relocations* (page 12). For R_MORELLO_RELATIVE and R_MORELLO_IRELATIVE relocations the static linker must write the following information to the fragment identified by r_offset.

64-bit: address	56-bits: length	8-bits: permissions
-----------------	-----------------	---------------------

The 8-bit permission field of the fragment encodes the symbol permissions as below.

Permission	Encoding
Executable	0x4ULL
Read-Write Data	0x2ULL
Read-Only Data	0x1ULL

As in *Static linking with Morello* (page 12), the linker creates a 16-byte aligned, 16-byte sized entry in the .got for the R_MORELLO_LD128_GOT_LO12_NC relocation generated by the assembler. However, a capability descriptions table is not generated to initialize the .got entry. Instead it is expected that the dynamic linker generate these itself based on the R_MORELLO_GLOB_DAT and R_MORELLO_JUMP_SLOT relocations created by the static linker. The dynamic linker writes the generated capabilities back into the .got entry.

SIX

APPENDIX

The status of this appendix is informative.

6.1 Sample initialization of capabilities at runtime

The following code is a sample runtime initialization code that initializes global capabilities created by an LIVM-based Morello toolchain.

```
__init_global_caps:
   mrs
           c2, DDC
                      /* Default data capability */
   adrp
           c0, __cap_relocs_start
           c0, c0, #:lo12:__cap_relocs_start
   add
   adrp
           c1, __cap_relocs_end
   add
           c1, c1, #:lo12:__cap_relocs_end
   gcvalue x1, c1
   gcvalue x0, c0
   cmp
           x0, x1
   b.eq
           .CapInitEnd
   sub
           x5, x1, x0
                         /* __cap_relocs_size */
   scvalue c0, c2, x0
   scvalue c1, c2, x1
   \slash Clear permissions that we're not going to want on global capabilities. \slash
   BIT_08 | \ /* Branch Unseal */
             BIT_10 | \ /* Unseal */
             BIT_11 )
                         /* Seal */
   clrperm c2, c2, x5
.CapInit:
   ldr
           x5, [c0], #8
                           /* Capability location */
                            /* Object refered by the capability */
   ldr
           x24, [c0], #8
   cbnz
           c24, .CapNonNull
           c0, c0, #24
   add
   mov
           x4, #0
                          /* c4 <- nullptr */
   b
           .CapCont
.CapNonNull:
   ldr
                           /* Offset in the object */
           x25, [c0], #8
   ldr
           x26, [c0], #8
                           /* Size */
   ldr
           x9, [c0], #8
                           /* Permissions */
   /* Set the executive permission for executable capabilities */
   scvalue c4, c2, x24
                          /* Set capability base */
                           /* Set size */
   scbndse c4, c4, x26
                           /* Add offset */
   scoff c4, c4, x25
                           /* Clear permission bits set in __cap_desc_ */
   clrperm c4, c4, x9
.CapCont:
   scvalue c5, c2, x5
   str
           c4, [c5]
   cmp
           c0, c1
   b.ne
           .CapInit
```

.CapInitEnd: ret

6.2 Sample linker generated veneers

For C64 to A64 interworking, the following veneer is used.

```
adrp c16, sym
add c16, c16, :lo12:sym
br c16
```

For A64 to C64 interworking, and for C64 to C64 Range Extension, the following veneer is used. The BX changes the execution state from A64 to C64.

```
bx #4
adrp c16, sym
add c16, c16, :lo12:sym
br c16
```