

Arm® SBSA Architecture Compliance

Revision: r7p1

Validation Methodology

Non-Confidential

Issue 06

Copyright © 2016–2024 Arm Limited (or its affiliates). $101544_0701_06_en$ All rights reserved.

Arm® SBSA Architecture Compliance

Validation Methodology

Copyright © 2016–2024 Arm Limited (or its affiliates). All rights reserved.

Release Information

Document history

Issue	Date	Confidentiality	Change
А	30 November 2016	Non- Confidential	Alpha release
В	31 March 2017	Non- Confidential	Beta release
С	13 July 2017	Non- Confidential	REL 1.0
D	19 January 2018	Non- Confidential	Alpha release for REL 2.0
Е	11 May 2018	Non- Confidential	REL 2.0
0200- 01	27 December 2018	Non- Confidential	REL 2.1. The document now follows a new numbering format.
0200- 02	26 April 2019	Non- Confidential	REL 2.2
0200- 03	18 September 2019	Non- Confidential	REL 2.3
0200- 04	20 March 2020	Non- Confidential	REL 2.4
0300- 01	30 September 2020	Non- Confidential	REL 3.0
0301- 01	27 September 2021	Non- Confidential	REL 3.1
0302- 01	26 July 2022	Non- Confidential	REL 3.2
0601- 01	28 October 2022	Non- Confidential	REL 6.1

Issue	Date	Confidentiality	Change
0700- 00	15 June 2022	Non- Confidential	REL 7.0 ALPHA release
0701- 01	16 January 2023	Non- Confidential	REL 7.1 BETA-0 release
0701- 02	28 March 2023	Non- Confidential	REL 7.1.1 BETA-1 release
0701- 03	29 June 2023	Non- Confidential	REL 7.1.2 EAC release
0701- 04	28 September 2023	Non- Confidential	REL 7.1.3 EAC release
0701- 05	19 December 2023	Non- Confidential	REL 7.1.4 EAC release
0701- 06	29 March 2024	Non- Confidential	REL 7.2.0 BETA release

Proprietary Notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

PRE-1121-V1.0

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is for a Beta product, that is a product under development.

Feedback on content

Information about how to give feedback on the content.

If you have comments on content then send an e-mail to support-systemready-acs@arm.com. Give:

- The title Arm[®] SBSA Architecture Compliance Validation Methodology.
- The number 101544_0701_06_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.



Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

Contents

1. Introduction	8
1.1 Conventions	8
1.2 Useful resources	9
1.3 Other information	10
2. About the Arm® SBSA ACS	11
2.1 Abbreviations	11
2.2 Introduction to SBSA ACS	12
2.3 Compliance tests	12
2.4 Layered software stack	13
2.4.1 Compliance test software stack with UEFI application	14
2.4.2 Compliance test software stack with Linux application	14
2.4.3 Coding guidelines	15
2.5 Exerciser	15
2.5.1 Compliance test software stack for exerciser with UEFI shell application	17
2.6 GIC ITS	18
2.7 Test platform abstraction	19
3. Execution flow control	21
3.1 Execution flow control	21
3.2 Test build and execution flow	21
3.2.1 Source code directory	22
3.2.2 Building the tests	23
4. Platform Abstraction Layer	24
4.1 Overview of PAL API	24
4.2 PAL API definitions	24
4.2.1 API naming convention	25
4.2.2 PE APIs	25
4.2.3 GIC APIs	26
4.2.4 PCle APIs	28
4.2.5 IO-Virt APIs	33
4.2.6 SMMU APIs	35

4.2.7 DMA APIs	36
4.2.8 Exerciser APIs	39
4.2.9 Miscellaneous APIs	41
4.2.10 NIST API	45
A. NIST Statistical Test Suite	16
A.1 NIST Statistical Test Suite	46
B. Revisions	48
B.1 Revisions	18

1. Introduction

1.1 Conventions

The following subsections describe conventions used in Arm documents.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Convention	Use
italic	Citations.
bold	Terms in descriptive lists, where appropriate.
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:
	MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>
SMALL CAPITALS	Terms that have specific technical meanings as defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.



We recommend the following. If you do not follow these recommendations your system might not work.



Your system requires the following. If you do not follow these requirements your system will not work.



You are at risk of causing permanent damage to your system or your equipment, or of harming yourself.



This information is important and needs your attention.



This information might help you perform a task in an easier, better, or faster way.



This information reminds you of something important relating to the current content.

1.2 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

Arm product resources	Document ID	Confidentiality
Arm® Base System Architecture 1.0	DEN0094C	Non-Confidential
Arm® Server Base System Architecture 7.1	DEN0029H	Non-Confidential
GICv3 and GICv4 Software Overview	DAI0492	Non-Confidential

Arm architecture and specifications	Document ID	Confidentiality
Arm® Architecture Reference Manual for A-profile architecture	DDI0487	Non-Confidential
Arm [®] Generic Interrupt Controller Architecture Specification for GIC architecture version 3.0 and version 4.0	IHI0069	Non-Confidential



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at http://www.adobe.com.

1.3 Other information

See the Arm® website for other relevant information.

- Arm® Developer.
- Arm® Documentation.
- Technical Support.
- Arm® Glossary.

2. About the Arm® SBSA ACS

This chapter provides an introduction to the Arm® SBSA Architecture Compliance Suite.

2.1 Abbreviations

The following table lists the abbreviations used in this document.

Table 2-1: Abbreviations and expansions

Abbreviation	Expansion
ACPI	Advanced Configuration and Power Interface
ACS	Architecture Compliance Suite
AEST	Arm Error Source Table
BDF	Bus, Device, and Function
ELx	Exception Level x (where x can be 0 to 3)
ETE	Embedded Trace Extension
GCD	Grand Central Dispatch
GIC	Generic Interrupt Controller
HMAT	Heterogenous Memory Attribute Table
HVC	HyperVisor Call
ITS	Interrupt Translation Service
IOMMU	Input-Output Memory Management Unit
LPI	Locality-specific Peripheral Interrupt
MSI	Message-Signaled Interrupt
PAL	Platform Abstraction Layer
PCle	Peripheral Component Interconnect Express
PE	Processing Element
PPTT	Processor Properties Topology Table
PSCI	Power State Coordination Interface
RCiEP	Root Complex integrated End Point
SATA	Serial Advanced Technology Attachment
SBSA	Server Base System Architecture
SMC	Secure Monitor Call
SMMU	System Memory Management Unit
SoC	System on Chip
SRAT	System Resource Affinity Table
STS	Statistical Test Suite
UART	Universal Asynchronous Receiver and Transmitter
UEFI	Unified Extensible Firmware Interface

Abbreviation	Expansion
VAL	Validation Abstraction Layer

2.2 Introduction to SBSA ACS

Server Base System Architecture (SBSA) specification specifies hardware system architecture which is based on Arm® 64-bit architecture that server system software such as operating systems, hypervisors, and firmware can rely on. It addresses PE features and key aspects of system architecture.

It ensures a standard system architecture to enable a suitably built single OS image to run on all hardware compliant with this specification. It also specifies features that firmware can rely on, allowing for some commonality in firmware implementation across platforms.

The SBSA architecture that is described in the Arm® Server Base System Architecture Specification defines the behavior of an abstract machine, referred to as an SBSA system. Implementations compliant with the SBSA architecture must conform to the behavior described in the specification.

The Architecture Compliance Suite (ACS) is a set of examples of the specified invariant behaviors. Use this suite to verify that these behaviors are implemented correctly in your system.

2.3 Compliance tests

SBSA compliance tests are self-checking, portable C-based tests with directed stimulus.

The following table describes the compliance test components.

Table 2-2: Compliance test components

Component	Description
ETE	Verifies PE Trace Compliance
Exerciser	Verifies PCIe subsystem with a custom stimulus generator.
GIC	Verifies GIC compliance.
Memory	Verifies memory map compliance.
MPAM	Verifies MPAM compliance.
NIST	Verifies to determine the suitability of a generator for a cryptographic application.
PCle	Verifies PCIe subsystem compliance.
PE	Verifies PE compliance.
Peripherals	Verifies USB, SATA, and UART compliance.
PMU	Verifies PMU compliance.
Power and Wakeup	Verifies system power states compliance.
RAS	Verifies RAS compliance.
SMMU	Verifies SMMU subsystem compliance.

Component	Description
Timer	Verifies PE timers and system timers compliance.
Watchdog	Verifies watchdog timer compliance.


2.4 Layered software stack

Compliance tests use the layered software stack approach to enable porting across different test platforms.

The layered stack contains:

- Test suite
- Validation Abstraction Layer (VAL)
- Platform Abstraction Layer (PAL)

Figure 2-1: Layered software stack



The following table describes the different layers of a compliance test.

Table 2-3: Compliance test layers


Layer	Description
	Collection of targeted tests that validate the compliance of the target system. These tests use interfaces that are provided by the VAL.
VAL	Provides a uniform view of all the underlying hardware and test infrastructure to the test suite.

La	yer	Description
P/		Has C-based Arm-defined APIs that you can implement. It abstracts features whose implementation varies from one target system to another. Each test platform requires a PAL implementation of its own. PAL APIs are meant for the compliance test to reach or use other abstractions in the test platform such as the UEFI infrastructure and bare-metal abstraction.

2.4.1 Compliance test software stack with UEFI application

The following figure is an example of the compliance test software stack interplay with UEFI shell application.

Figure 2-2: Software stack UEFI shell application




2.4.2 Compliance test software stack with Linux application

The stack is spread across user mode and kernel mode space. The Linux command-line application running in the user mode space and the kernel module communicate using a procfs interface. The test pool, VAL, and PAL layers are built as a kernel module.

The following figure is an example of the compliance test software stack with Linux application.

Figure 2-3: Software stack with Linux application



The SBSA command-line application initiates the tests and queries for status of the test using the standard procfs interface of the Linux OS. To avoid multiple data transfers between the kernel and user modes, the test suite, VAL, and PAL are built together as a kernel module.

Further, the PAL layer might need information from modules such as AHCI driver and the IOMMU driver which are outside the SBSA ACS kernel module. A separate patch file is provided to patch the drivers appropriately to export the required information. For details, see the *Arm® SBSA ACS User Guide*.

2.4.3 Coding guidelines

The coding guidelines followed for the implementation of the test suite are described in this section.

- All the tests call VAL APIs.
- VAL APIs might call PAL APIs depending on the requested functionality.
- A test does not directly interface with PAL functions.
- The test layer does not need any code modifications when porting from one platform to another.
- All the platform porting changes are limited to PAL.
- The VAL may require changes if there are architectural changes impacting multiple platforms.


2.5 Exerciser

Exerciser is a PCIe endpoint device that can be programmed to generate custom stimuli for verifying the SBSA compliance of PCIe IP integration into an Arm SoC. The stimulus is used

in verifying the compliance of PCle functionality like IO coherency, snoop behavior, address translation, PASID transactions, DMA transactions, MSI, and legacy interrupt behavior.

The following figure shows a PCIe hierarchy consisting of various endpoints, switches, and bridges.

Figure 2-4: Exerciser in an SoC



Root Complex integrated EndPoint (RCiEP) and Root Complex Event Collector (RCEC) are endpoints connected directly to Root Complex. PCle endpoints are connected either to the Root Port or downstream ports. Bridges are used to connect PCl devices into PCle hierarchy while switches are used to connect multiple PCle devices to a single downstream port. PCle devices access GIC, memory, and PE through the Root Complex, also called the host bridge.

The figure shows two instances of the exerciser that are present in the system. Instance 1 is connected directly to the Root Complex as a RCiEP and instance 2 is connected to the downstream port of a switch as a PCle endpoint device.




The number of exercisers instantiated is platform-specific. To achieve higher coverage, Arm recommends that you present multiple exercisers to the ACS.

To generate custom stimuli, the exerciser must provide functionality to configure interrupt and DMA attributes, trigger them, and know the status of these operations, the details of which are **IMPLEMENTATION DEFINED**. This can be done by providing a set of BAR-mapped registers and writing specific values to trigger the necessary operations.

The following figure shows the reference implementation of exerciser hardware.

Figure 2-5: Reference implementation of exerciser hardware




2.5.1 Compliance test software stack for exerciser with UEFI shell application

The exerciser tests validate device interrupts (legacy interrupt and MSI-X interrupt), DMA (address translation and memory access), and coherency behavior. The exerciser PCIe configuration space is accessed using UEFI or MMIO APIs and exerciser functionality like interrupt generation and DMA transactions can be accessed using exerciser APIs.

The following figure shows the compliance test software stack for exerciser with UEFI shell application.

Figure 2-6: Exerciser with UEFI shell application



2.6 GIC ITS

The Interrupt Translation Service (ITS) translates an input EventID from a device, identified by its DeviceID and determines:

- The corresponding INTID for the input.
- The target Redistributor and, through this, the target PE for the INTID.

Endpoint device 1 triggers a write on MSI address from the MSI table, which gets converted to a Locality-specific Peripheral Interrupt (LPI) using the ITS tables. To generate an MSI, ITS must be configured before running the ACS. The software must allocate memory for different ITS tables. ITS table mappings must be updated using the ITS commands, Device ID, LPI Interrupt ID, and Redistributor Base.

For more information on GIC ITS, see Arm® GIC Architecture Specification and Arm® GICv3 Software Overview.

The following figure shows how an MSI is converted to an LPI using ITS.

Collection table LPIs ICID0 GICR_ID0 ICID1 GICR_ID1 GIC GICR_ID0 Interrupt translation table -ITT_ADDR Entry 0 GICR_ID1 Distributor INTID, ICID0 EventID0 GITS_TRANSLATOR EventID1 INTID, ICID1 ITS Device table Device ID0 ITT ADDR0 PΕ PΕ PΕ PΕ Device ID1 | ITT ADDR1 Interconnect RC **RCEC** Host bridge **RCIEP** Device ID + Event ID Switch Msg Addr + Data EP BAR view MSI-X table CPU interface Vector control Msg Data Msg Upper Addr Msg Addr Vector control Msg Data Msg Upper Addr Msg Addr Endpoint Endpoint Redistributor device 2 device 1

Figure 2-7: Routing MSI-X from Endpoint to PE through GIC ITS

2.7 Test platform abstraction

The compliance suite defines and uses the test platform abstraction that is illustrated in the figure below.

The following table describes the SBSA abstraction terms.

Table 2-4: Abstraction terms and descriptions

Abstraction	Description
UEFI or OS	UEFI Shell application or operating system provides infrastructure for console and memory management. This module runs at EL2.
Trusted firmware	Firmware which runs at EL3.

Abstraction Description	
	Interface layer which provides platform-specific information, removing the need for the test suite to be ported for every platform.
Hardware	PE and controllers that are specified as part of the SBSA specification.


3. Execution flow control

This chapter describes the execution flow control used for SBSA ACS.

3.1 Execution flow control

The following figure describes the execution flow control of the compliance suite.

Figure 3-1: Execution flow control



The process that is followed for the flow control is:

- 1. The execution environment such as the UEFI shell, invokes the test entry point.
- 2. Start the test iteration loop.
- 3. Print status during the test execution as required.
- 4. Reboot or put the system to sleep as required.
- 5. Loop until all the tests are completed.


3.2 Test build and execution flow

This section describes the source code directory structure and provides references for building the tests.

3.2.1 Source code directory

The following figure shows the source code directory for the SBSA ACS.

Figure 3-2: SBSA ACS directory structure



The following describes all the directories in SBSA ACS.

docs Documentation.

linux app Linux command-line executable source code.

baremetal_app Reference bare-metal application source to call into the test entry point.

prebuilt Contains prebuilt images for the releases.

images

patches Contains the SBSA NIST Statistical Test Suite (STS) patch.

test_pool Test case source files for the test suite.
tools Consists of scripts written for this suite.

uefi_app UEFI application source to call into the tests entry point.

3.2.2 Building the tests

This section provides reference information for building SBSA ACS as a UEFI Shell application and SBSA ACS kernel module.

Test build for UEFI

The build steps for the compliance suite to be compiled as a UEFI shell application are available in the RFADMF.

Test build for OS-based tests

The build steps for the Linux application-driven compliance suite, and SBSA ACS kernel module, which has a dependency for the SBSA ACS Linux application, are available in the README.

4. Platform Abstraction Layer

This chapter provides an overview of PAL API and its categories.

4.1 Overview of PAL API

The PAL is a C-based, Arm-defined API that you can implement.

Each test platform requires a PAL implementation of its own. The PAL APIs are meant for the compliance test to reach or use other abstractions in the test platform such as the UEFI infrastructure and Linux OS modules. PAL implementation can also be bare-metal code.

The reference PAL implementations are available in the following locations:

- UEFI
- Linux
- Bare-metal



The PAL bare-metal reference code provides a reference implementation for a subset of APIs. The current version of the repository contains the reference code for creation of information tables like PE, GIC, timer, and watchdog. Additional code must be implemented to match the target SoC implementation under test.

4.2 PAL API definitions

The PAL API contains APIs that:

- Are called by the VAL and implemented by the platform.
- Begin with the prefix pal.
- Have a second word on the API name that indicates the module which implements this API.
- Have the mapping of the module as per the table below.
- Create and fill structures needed as prerequisites for the test suite, named as pal_<module>_create_info_table.

4.2.1 API naming convention

The PAL API interface <module> names are mapped as shown in the following table.

Table 4-1: Modules and corresponding API names

Module	API name
PE	pe
GIC	gic
Timer	timer
Watchdog	wd
PCIE	pcie
IOVirt	iovirt
SMMU	smmu
Peripheral	per
DMA	dma
Memory	memory
Exerciser	exerciser
ETE	ete
Miscellaneous	print, mem, mmio
NIST	nist

4.2.2 PE APIs

These APIs provide the information and functionality required by the test suite that accesses features of a PE.

Table 4-2: PE APIs and their descriptions

API name	Function prototype	Description
get_num	<pre>uint32_t pal_pe_get_num();</pre>	Returns the number of PEs in the system.
create_info_table	<pre>void pal_pe_create_ info_table(PE_INFO_TABLE *PeTable);</pre>	Gathers information about the PEs in the system and fills the info_table with the relevant data.
call_smc	<pre>void pal_pe_call_ smc(ARM_SMC_ARGS *args);</pre>	Abstracts the smc instruction. The input arguments to this function are x0 to x7 registers filled in with the appropriate parameters.
execute_payload	<pre>void pal_pe_call_smc(ARM_ SMC_ARGS *ArmSmcArgs, int32_t Conduit)</pre>	Abstracts the PE wakeup and execute functionality. Ideally, this function calls the PSCI_ON SMC command.
update_elr	<pre>void pal_pe_update_ elr(void *context, uint64_t offset);</pre>	Updates the ELR to return from exception handler to a required address.
get_esr	<pre>uint64_t pal_ pe_get_esr(void *context);</pre>	Returns the exception syndrome from exception handler.

Function prototype	Description	
<pre>void pal_pe_data_cache_ ops_by_va(uint64_t addr, uint32_t type);</pre>	Performs cache maintenance operation on an address.	
<pre>uint64_t pal_ pe_get_far(void *context);</pre>	Returns the FAR from exception handler.	
<pre>uint32_t pal_pe_install_ esr(uint32_t exception_ type, void (*esr) (uint64_ t, void *));</pre>	Abstracts the exception handler installation steps. The input arguments are exception type and function pointer of the handler that has to be called when the exception of the given type occurs. It returns zero on success and non-zero on failure.	
uint32_t pal_ psci_get_conduit(void)	Checks whether PSCI is implemented. If yes, which conduit does it use (HVC or SMC). Returns: CONDUIT_NONE: PSCI is not implemented CONDUIT_SMC: PSCI is implemented and uses SMC as the conduit. CONDUIT HVC: PSCI is implemented and uses HVC as the conduit.	
	<pre>void pal_pe_data_cache_ ops_by_va(uint64_t addr, uint32_t type); uint64_t pal_ pe_get_far(void *context); uint32_t pal_pe_install_ esr(uint32_t exception_ type, void (*esr)(uint64_t, void *)); uint32_t pal_</pre>	

Each PE information entry structure can hold information for a PE in the system. The types of information are:



```
typedef struct {
  uint32_t pe_num;
                                          /* PE Index */
 uint32_t
uint64_t
uint32_t
uint32_t
                                          /* PE attributes */
           attr;
                                          /* PE MPIDR */
           mpidr;
                                            PMU Interrupt */
            pmu_gsiv;
            gmain gsiv;
                                            /* GIC Maintenance
 Interrupt */
uint32_t
uint32_t
/* ACPI Processor UID */
                                         /* TRBE Interrupt */
```

4.2.3 GIC APIs

These APIs provide the information and functionality required by the test suite that accesses features of a GIC.

Table 4-3: GIC APIs and their descriptions

API name	Function prototype	Description
create_info_table		Gathers information about the GIC sub-system and fills the gic_info_table with the relevant data.
		Abstracts the steps required to register an interrupt handler to an IRQ number. It also enables the interrupt in the GIC CPU interface and Distributor. It returns 0 on success and -1 on failure.

API name	Function prototype	Description	
end_of_interrupt	<pre>uint32_t pal_gic_end_of_ interrupt(uint32_t int_id);</pre>	Indicates completion of interrupt processing by writing to the end of interrupt register in the GIC CPU interface. It returns 0 on success and -1 on failure.	
request_irq	<pre>uint32_t pal_gic_request_ irq(unsigned int irq_num, unsigned int mapped_irq_num, void *isr);</pre>	Registers the interrupt handler for a given IRQ. irq_num: hardware IRQ number	
		mapped_irq_num: mapped IRQ number	
		isr: Interrupt Service Routine that returns the status	
free_irq	<pre>void pal_gic_free_irq(unsigned int irq_num, unsigned int mapped_ irq_num);</pre>	Frees the registered interrupt handler for a given IRQ. irq_num: hardware IRQ number	
		mapped_irq_num: mapped IRQ number	
set_intr_trigger uint32_t pal_gic_set_intr_tr (uint32_t int_id, INTR_TRIGG			
	<pre>INFO_TYPE_e trigger_type);</pre>	int_id: interrupt ID which must be enabled and the service routine installed for	
		trigger_type: interrupt trigger type edge or level	

• Each GIC information entry structure can hold information for any of the seven types of GIC components. The seven types of entries are:

```
typedef enum {
  ENTRY_TYPE_CPUIF = 0x1000,
  ENTRY_TYPE_GICD,
  ENTRY_TYPE_GICC_GICRD,
  ENTRY_TYPE_GICR_GICRD,
  ENTRY_TYPE_GICITS,
  ENTRY_TYPE_GIC_MSI_FRAME,
  ENTRY_TYPE_GICH
}GIC_INFO_TYPE_e;
```



In addition to the type, each entry contains the base address of each type, entry_id for entry type ITS, and length in case of Redistributor range address length.

```
typedef struct {
  uint32_t type;
  uint64_t base;
  uint32_t entry_id;
  uint64_t length;
  uint32_t flags;
  uint32_t spi_count;
  uint32_t spi_base;
}GIC_INFO_ENTRY;
```

4.2.4 PCle APIs

These APIs provide the information and functionality required by the test suite that accesses features of PCIe subsystem.

Table 4-4: PCIe APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_pcie_create_info_table(PCIE_ INFO_TABLE *PcieTable);</pre>	Abstracts the steps to gather PCle information in the system and fills the PCle info_table. Ideally, this function reads the ACPI MCFG table to retrieve the ECAM base address.
enumerate	<pre>void pal_pcie_enumerate(void);</pre>	Performs the PCIe enumeration.
io_read_cfg	<pre>uint32_t pal_pcie_io_read_cfg(uint32_t bdf, uint32_t offset, uint32_t *data);</pre>	Abstracts the configuration space read of a device identified by Bus, Device, and Function (BDF). This is used only in peripheral tests and need not be implemented in Linux. It returns either success or failure. bdf: PCI Bus, Dev, and Func offset: Offset in the configuration space from where data is to be read data: Stores the value read from the configuration space
io_write_cfg	<pre>void pal_pcie_io_write_cfg(uint32_t bdf, uint32_t offset, uint32_t data)</pre>	
get_mcfg_ecam	<pre>uint64_t pal_pcie_get_mcfg_ecam();</pre>	Returns the PCI ECAM address from the ACPI MCFG table address.

API name	Function prototype	Description
get_msi_vectors	<pre>uint32_t pal_get_msi_vectors(uint32_t seg, uint32_t bus, uint32_t dev, uint32_ t fn, PERIPHERAL_VECTOR_LIST **mvector);</pre>	Creates a list of MSI(X) vectors for a device. It returns the number of MSI(X) vectors.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		mvector: Pointer to MSI(X) address
get_pcie_type	<pre>uint32_t pal_pcie_get_pcie_type(uint32_t seg, uint32 t bus, uint32 t dev, uint32</pre>	Gets the PCle device or port type.
	t fn);	seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
p2p_support	<pre>uint32_t pal_pcie_p2p_support();</pre>	Checks P2P support in the PCle hierarchy.
		Returns 1 if P2P feature is not supported and 0 if it is supported.
dev_p2p_support	<pre>uint32_t pal_pcie_dev_p2p_ support(uint32_t seg, uint32_t bus, uint32_t day_uint32_t fall</pre>	Checks the PCIe device P2P support.
	<pre>uint32_t dev, uint32_t fn);</pre>	seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 1 if P2P feature is not supported, else 0.

API name	Function prototype	Description
is_cache_present	<pre>uint32_t pal_pcie_is_cache_present (uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Checks whether the PCIe device has an Address Translation Cache (ATC).
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 0 if the device does not have ATC, else 1.
is_onchip_peripheral	<pre>uint32_t pal_pcie_is_onchip_ peripheral(uint32_t bdf);</pre>	Checks if a PCle function is an on- chip peripheral.
		bdf: Segment, PCI Bus, Device, and Function. Returns 1 if the PCIe function is an on-chip peripheral, else 0.
check_device_list	<pre>uint32_t pal_pcie_ check_device_list(void);</pre>	Checks if the PCIe hierarchy matches with the topology described in the information table.
		Returns 0 if device entries match, else 1.
check_device_valid	<pre>uint32_t pal_pcie_check_device_ valid(uint32_t bdf);</pre>	This API is used as a placeholder to check if the bdf obtained is valid or not.
		bdf: PCI Seg, bus, device, and function
get_rp_transaction_frwd_support	<pre>uint32_t pal_pcie_get_rp_transaction_ frwd_support(uint32_t seg, uint32_t bus,</pre>	Gets Root Port (RP) transaction forwarding support.
	uint32_t dev, uint32_t fn)	seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 0 if RP is not involved in transaction forwarding, else 1.

API name	Function prototype	Description
read_ext_cap_word	<pre>void pal_pcie_read_ext_cap_word(uint32_ seg, uint32_t bus, uint32_t dev, uint32 t fn, uint32_t ext_cap_id, uint8_t</pre>	Reads the extended PCle configuration space at an offset for a capability.
	<pre>offset, uint16_t *val);</pre>	seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		ext_cap_id: PCI capability ID
		offset: offset of the word in the capability configuration space
		val: return value
get_bdf_wrapper	<pre>uint32_t pal_pcie_get_bdf_wrapper (uint32_t ClassCode, uint32_t StartBdf)</pre>	Returns the Bus, Device, and Function for a matching class code.
		ClassCode: 32-bit value of format ClassCode << 16 sub_class_code
		StartBdf:
		0: start enumeration from host bridge.
		1: start enumeration from the input segment, Bus, Device.
		This is needed since multiple controllers with the same class code are potentially present in a system.
bdf_to_dev	<pre>void *pal_pci_bdf_to_dev(uint32_t bdf);</pre>	Returns the PCI device structure for the given bdf.
		bdf: PCI Bus, Device, and Function.
read_config_byte	<pre>void pal_pci_read_config_byte(uint32_t bdf, uint8_t offset, uint8_t *val);</pre>	Reads one byte from the PCI configuration space for the current BDF at given offset.
		bdf: PCI Bus, Device, and Function
		offset: offset in the PCI configuration space for that BDF
		val: return value

API name	Function prototype	Description
write_config_byte	<pre>void pal_pci_write_config_byte(uint32_t bdf, uint8_t offset, uint8_t val);</pre>	Writes one byte from the PCI configuration space for the current BDF at a given offset.
		bdf: PCI Bus, Device, and Function
		offset: offset in the PCI configuration space for that BDF
		val: return value
mem_get_offset	<pre>uint32_t pal_pcie_mem_get_offset(uint32_ t bdf, PCIE_MEM_TYPE_INFO_e mem_type);</pre>	Returns the memory offset that can be accessed safely. This offset is platform-specific. It needs to be modified according to the requirement.
		bdf: BUS/Device/Function
		mem_type : If the memory is Pre- fetchable or Non-prefetchable memory. Return memory offset.
device_driver_present	<pre>uint32_t pal_pcie_device_driver_ present(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn)</pre>	Returns if driver present for PCle device.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 0 if Driver present else 1
ecam_base	<pre>uint64_t pal_pcie_ecam_base(uint32_t seg, uint32_t bus, uint32_t dev, uint32_ t func)</pre>	Returns the ECAM address of the input PCIe device.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns ECAM address if success, else NULL address

API name	Function prototype	Description
bar_mem_read	<pre>uint32_t pal_pcie_bar_mem_read(uint32_t Bdf, uint64_t address, uint32_t *data)</pre>	Reads 32-bit data from BAR space pointed by Bus, Device, Function and register offset.
		Bdf: BDF value for the device.
		address: BAR memory address.
		data: 32 bit value at BAR address.
bar_mem_write	<pre>uint32_t pal_pcie_bar_mem_write(uint32_t Bdf, uint64_t address, uint32_t data)</pre>	Writes 32-bit data to BAR space pointed by Bus, Device, Function and register offset.
		Bdf: BDF value for the device.
		address: BAR memory address.
		data: 32 bit value to write to BAR address.

This data structure holds the PCle subsystem information.



The data structure is repeated for the number of ECAM ranges in the system.

```
typedef struct {
  uint32_t num_entries;
PCIE_INFO_BLOCK block[];
}PCIE_INFO_TABLE;
```

4.2.5 IO-Virt APIs

These APIs provide the information and functionality required by the test suite that accesses features of IO virtualization system.

Table 4-5: IO-Virt APIs and their descriptions

API name	Function prototype	Description
	INFO_TABLE *iovirt);	Abstracts the steps to fill in the iovirt table with the details of the Virtualization sub-system in the system.

API name	Function prototype	Description
unique_rid_strid_map	<pre>uint32_t pal_iovirt_unique_rid_strid_ map(uint64_t rc_block);</pre>	Abstracts the mechanism to check if a Root Complex node has unique requestor ID to Stream ID mapping.
		O indicates a fail since the mapping is not unique.
		1 indicates a pass since the mapping is unique.
check_unique_ctx_initd	<pre>uint32_t pal_iovirt_check_unique_ctx_ intid(uint64_t smmu_block);</pre>	Abstracts the mechanism to check if a given SMMU node has unique context bank interrupt IDs.
		0 indicates fail and 1 indicates pass.
get_rc_smmu_base	<pre>uint64_t pal_iovirt_get_rc_smmu_base(IOVIRT_ INFO_TABLE *iovirt, uint32_t rc_seg_num, uint32_t rid);</pre>	Returns the base address of SMMU if a Root Complex is behind an SMMU, otherwise returns NULL.

The following data structure is filled in by the above function. This data structure captures all the information related to SMMUs, PCle root complex, GIC-ITS and any other named components involved in the Virtualization sub-system of the SoC.

The information captured includes interrupt routing tables, memory maps, and the base addresses of the various components.

```
typedef struct {
uint32_t arch_major_rev; /* Version 1 or 2 or 3 */
uint64_t base; /* SMMU Controller base ac
}SMMU_INFO_BLOCK;
                                   /* SMMU Controller base address */
typedef struct {
  uint32_t segment;
  uint32_t ats_attr;
  uint32_t cca;
uint64_t smmu_base;
                                   /* Cache Coherency Attribute */
}IOVIRT RC INFO BLOCK;
typedef struct {
uint64 t base;
uint32_t node_ref; /* offest to the IORT node in IORT ACPI table*/
uint64_t smmu_base; /* SMMU base to which component is attached, else
NULL */
} IOVIRT PMCG INFO BLOCK;
typedef struct {
  uint64 t smmu base;
                                                     /* SMMU base to which
 component is attached, else NULL */
  uint32_t cca;
                                                     /* Cache Coherency Attribute
  } IOVIRT NAMED COMP INFO BLOCK;
typedef struct {
  uint32_t input_base;
uint32_t id_count;
  uint32_t output_base;
uint32_t output_ref;
                                 /* output ref captured here is offset to
 iovirt block in
```

Copyright © 2016–2024 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

```
IOVIRT info table not IORT ACPI table in
 memory */
}ID MAP;
typedef union {
uint32_t id[4];
ID_MAP map;
}NODE_DATA_MAP;
typedef union {
   IOVIRT_NAMED_COMP_INFO_BLOCK named_comp;
   IOVIRT_RC_INFO_BLOCK rc;
   IOVIRT_PMCG_INFO_BLOCK pmcg;
uint32_t its_count;
SMMU_INFO_BLOCK smmu;
}NODE DATA;
typedef struct {
   uint32_t type;
uint32_t num_data_map;
   NODE DATA data;
   uint\overline{3}2 t flags;
   NODE DATA MAP data map[];
}IOVIRT BLOCK;
typedef struct {
   uppedef struct {
  uint32 t num blocks;
  uint32 t num smmus;
  uint32 t num pci_rcs;
  uint32 t num named_components;
  uint32 t num_its_groups;
  uint32 t num_pmcgs;
  TOVIET BLOCK blocks[]:
IOVIRT_BLOCK blocks[];
}IOVIRT_INFO_TABLE;
```

4.2.6 SMMU APIs

These functions abstract information that is specific to the operations of the SMMUs in the system.

Table 4-6: SMMU APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_smmu_ create_info_ table(SMMU_INFO_ TABLE *smmu_ info_table);</pre>	Abstracts the steps to gather information about SMMUs in the system and fills the info_table.
check_device_iova	<pre>uint32_t pal_ smmu_check_device_ iova(void *port, uint64_t dma_addr);</pre>	Checks if the input DMA address belongs to the input device. This can be done by keeping track of the DMA addresses generated by the device using the start and stop monitor calls defined below or by reading the IOVA table of the device and looking for the input address. O is returned if address belongs to the device. Non-zero is returned if there are ARCHITECTURE DEFINED error values.
device_start_monitor_iova	<pre>void pal_smmu_ device_start_ monitor_iova(void *port);</pre>	A hook to start the process of saving DMA addresses being used by the input device. It is used by the test to indicate the upcoming DMA transfers to be recorded and the test queries for the address through the check_device_iova call.

API name	Function prototype	Description
device_stop_monitor_iova	<pre>void pal_smmu_ device_stop_ monitor_iova(void *port);</pre>	Stops the recording of the DMA addresses being used by the input port.
pa2iova	<pre>uint64_t pal_smmu_ pa2iova(uint64_t SmmuBase, uint64_t Pa);</pre>	Converts physical address to I/O virtual address. SmmuBase: physical address of the SMMU for conversion to virtual address. Pa: physical address to use in conversion. Returns 0 on success and 1 on failure.
smmu_disable	<pre>uint32_t pal_smmu_ disable(uint64_t SmmuBase);</pre>	Globally disables the SMMU based on input base address. SmmuBase: physical address of the SMMU that needs to be globally disabled. Returns 0 for success and 1 for failure.
create_pasid_entry	<pre>uint32_t pal_ smmu_create_pasid_ entry(uint64_t smmu_ base, uint32_t pasid);</pre>	Prepares the SMMU page tables to support input PASID. smmu_base: physical address of the SMMU for which PASID support is needed. pasid: Process Address Space IDentifier. Returns 0 for success and 1 for failure.

4.2.7 DMA APIs

These functions abstract information that is specific to DMA operations in the system.

Table 4-7: DMA APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_dma_create_ info_table(DMA_INFO_TABLE *dma_info_table);</pre>	Abstracts the steps to gather information on all the DMA-enabled controllers present in the system and fill the information in the dma_info_table.
start_from_device	<pre>uint32_t pal_dma_start_from_ device(void *dma_target_buf, uint32_t length,void *host, void *dev);</pre>	Abstracts the functionality of performing a DMA operation from the device to DDR memory. dma_target_buf is the target physical address in the memory where the DMA data is to be written. 0: success. IMPLEMENTATION DEFINED: on error, the status is a non-zero value which is IMPLEMENTATION DEFINED.

API name	Function prototype	Description
start_to_device	<pre>uint32_t pal_dma_start_to_ device(void *dma_source_buf, uint32_t length, void *host, void *target, uint32_t timeout);</pre>	Abstracts the functionality of performing a DMA operation to the device from DDR memory.
		dma_source_buf: physical address in the memory where the DMA data is read from and has to be written to the device.
		0: success
		IMPLEMENATTION DEFINED: on error, the status is a non-zero value which is IMPLEMENATTION DEFINED.
mem_alloc	<pre>uint64_t pal_dma_mem_alloc(void **buffer, uint32 t length, void</pre>	Allocates contiguous memory for DMA operations.
	*dev, uint32_t flags);	Supported values for flags are:
		1: DMA_COHERENT
		2: DMA_NOT_COHERENT
		dev is a void pointer which can be used by the PAL layer to get the context of the request. This is same value that is returned by PAL during info table creation.
		0: success.
		IMPLEMENTATION DEFINED: on error, the status is a non-zero value which is IMPLEMENTATION DEFINED.
scsi_get_dma_addr	<pre>void pal_dma_scsi_get_dma_ addr(void *port, void *dma_addr, uint32_t *dma_len);</pre>	This is a hook provided to extract the physical DMA address used by the DMA Requester for the last transaction. It is used by the test to verify if the address used by the DMA Requester was the same as the one allocated by the test.
mem_get_attrs	<pre>int pal_dma_mem_get_attrs(void *buf, uint32_t *attr, uint32_t *sh)</pre>	Returns the memory and Shareability attributes of the input address. The attributes are returned as per the MAIR definition in the Arm® ARM VMSA section.
		0: success.
		Non-zero: error, ignore the attribute and Shareability parameters.
dma_mem_free	*buffer, addr_t mem_dma, unsigned int length, void *port, unsigned	Free the memory allocated by pal_dma_mem_alloc. buffer: memory mapped to the DMA that is to be freed
		mem_dma: DMA address with respect to device
		length: size of the memory
		port: ATA port structure
		flags: Value can be DMA_COHERENT or DMA_NOT_COHERENT



This data structure captures the information about SATA or USB controllers which are DMA-enabled.

typedef struct {

```
uint32_t num_dma_ctrls;
DMA_INFO_BLOCK info[]; ///< Array of information blocks - per DMA
controller
}DMA_INFO_TABLE;</pre>
```

This includes pointers to information such as port information and targets connected to the port. The present structures are defined only for SATA and USB. If other peripherals are to be supported, these structures must be enhanced.

4.2.8 Exerciser APIs

These APIs abstract information specific to the operations of PCIe stimulus generation hardware.

Table 4-8: Exerciser APIs and descriptions

API Name	Function prototype	Description
set_param	uint32_t pal_exerciser_set_ param(EXERCISER_PARAM_TYPE type, uint64_t value1, uint64_ t value2, uint32_t instance)	Writes the configuration parameters to the PCle stimulus generation hardware indicated by the instance number. The supported configuration parameters include: 1 - SNOOP_ATTRIBUTES 2 - LEGACY_IRQ 3 - DMA_ATTRIBUTES 4 - P2P_ATTRIBUTES 5 - PASID_ATTRIBUTES 6 - MSIX_ATTRIBUTES 7 - CFG_TXN_ATTRIBUTES 8 - ERROR_INJECT_TYPE 9 - ENABLE_POISON_MODE 10 - ENABLE_RAS_CTRL 11 - DISABLE_POISON_MODE value2 is an optional argument and must be ignored for some configuration parameters.
get_param	uint32_t pal_exerciser_ get_param(EXERCISER_PARAM_ TYPE type, uint64_t *value1, uint64_t *value2, uint32_t instance)	Returns the requested configuration parameter values through 64-bit input arguments value1 and value2. The function returns a value of 1 to indicate read success and 0 to indicate read failure.
set_state	<pre>uint32_t pal_exerciser_set_ state(EXERCISER_STATE state, uint64_t *value, uint32_t instance)</pre>	Sets the state of the PCle stimulus generation hardware. The supported states include: 1 - RESET, hardware in reset state. 2 - ON, this state is set after hardware is initialized and is ready to generate stimulus. 3 - OFF, this state is set to indicate that hardware can no longer generate stimulus. 4 - ERROR, this state is set to signal an error with hardware.

API Name	Function prototype	Description
get_state	<pre>uint32_t pal_exerciser_get_ state(EXERCISER_STATE state, uint64_t *value, uint32_t instance)</pre>	Returns the state of the PCIe stimulus generation hardware of the requested instance.
ops	uint32_t pal_exerciser_ ops(EXERCISER_OPS ops, uint64_ t param, uint32_t instance)	Abstracts the steps to implement the requested operation on the PCle stimulus generation hardware. Following are the supported operations: 1 - START_DMA 2 - GENERATE_MSI 3 - GENERATE_L_INTR 4 - MEM_READ 5 - MEM_WRITE 6 - CLEAR_INTR 7 - PASID_TLP_START 8 - PASID_TLP_STOP 9 - TXN_NO_SNOOP_ENABLE 10 - TXN_NO_SNOOP_DISABLE 11 - START_TXN_MONITOR 12 - STOP_TXN_MONITOR 13 - ATS_TXN_REQ
		14 - INJECT_ERROR
get_data	uint32_t pal_exerciser_get_data(EXERCISER_DATA_TYPE type, exerciser_data_t *data, uint32_t instance)	Returns either the configuration space or the BAR space information depending on the input argument type. The argument type can take one of the following two values: 1 - EXERCISER_DATA_CFG_SPACE 2 - EXERCISER_DATA_BARO_SPACE
is_bdf_exerciser	uint32_t pal_is_bdf_	Checks if the device is an exerciser.
	exerciser(uint32_t bdf)	Returns 1 if device is an exerciser, else 0.
get_ecsr_base	uint64_t pal_exerciser_get_ ecsr_base(uint32_t Bdf,uint32_ t BarIndex)	Returns the ECSR base address of a particular BAR Index.
get_pcie_config_offset	uint64_t pal_exerciser_get_ pcie_config_offset(uint32_t Bdf)	Returns the configuration address of the given bdf.

API Name	Function prototype	Description
start_dma_direction	uint32_t pal_exerciser_start_dma_direction(uint64_t Base, EXERCISER_DMA_ATTRDirection)	Triggers the DMA operation.
find_pcie_capability	<pre>uint32_t pal_exerciser_find_ pcie_capability(uint32_t ID, uint32_t Bdf, uint32_t Value, uint32_t *Offset)</pre>	Returns 0 if the PCI capability is found.
disable_rp_pio_register	<pre>void pal_exerciser_disable_rp_ pio_register(uint32_t bdf)</pre>	Disables the RP-PIO register for RP BDF of an exerciser.
check_poison_data_forwarding_support	uint32_t pal_ exerciser_check_poison_ data_forwarding_support()	Checks if forwarding poison data forwarding is supported or not. Return 1 if poison data forwarding is supported else 0.
get_pcie_ras_compliant_err_node	<pre>uint32_t pal_exerciser_ get_pcie_ras_compliant_err_ node(uint32_t bdf, uint32_t rp_bdf)</pre>	Return the RAS node that records the PCle errors.
get_ras_status	<pre>uint64_t pal_exerciser_get_ ras_status(uint32_t ras_node, uint32_t bdf, uint32_t rp_bdf)</pre>	Return the status register of the RAS node that recorded the PCle errors.
set_bar_response	uint32_t pal_exerciser_set_ bar_response(uint32_t bdf)	Ensures that an external abort is obtained when MMIO space is targeted with reads.

4.2.9 Miscellaneous APIs

Miscellaneous APIs are described in the following table.

Table 4-9: Miscellaneous APIs and their descriptions

API name	Function prototype	Description
print	<pre>void pal_print(char *string, uint64 t data);</pre>	Sends a formatted string to the output console.
		string: An ASCII string.
		data: Data for the formatted output.
print_raw	<pre>void pal_print_raw(uint64_t addr, char *string, uint64_t data);</pre>	Sends a string to the output console without using the platform print function. This function gets COMM port address and directly writes to the address character by character.
		addr: Address to be written.
		string: An ASCII string.
		data: Data for the formatted output.

API name	Function prototype	Description
strncmp	<pre>uint32_t pal_strncmp (char *FirstString, char *SecondString, uint32 t</pre>	Compares two strings. Returns zero if strings are identical, else a nonzero value.
	Length);	FirstString: The pointer to the first null-terminated ASCII string.
		SecondString: The pointer to the second null-terminated ASCII string.
		LengthThe maximum number of ASCII characters for comparison.
mmio_read	<pre>uint32_t pal_mmio_read(uint64_ t addr);</pre>	Provides a single point of abstraction to read from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 32-bit data read from the input address
mmio_read8	<pre>uint8_t pal_mmio_read8(uint64_ t addr);</pre>	Provides a single point of abstraction to read 8-bit data from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 8-bit data read from the input address
mmio_read16	<pre>uint16_t pal_mmio_ read16(uint64_t addr);</pre>	Provides a single point of abstraction to read 16-bit data from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 16-bit data read from the input address
mmio_read64	<pre>uint64_t pal_mmio_ read64(uint64_t addr);</pre>	Provides a single point of abstraction to read 64-bit data from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 64-bit data read from the input address
mmio_write	<pre>void pal_mmio_write(uint64_t addr,uint32_t data);</pre>	Provides a single point of abstraction to write to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 32-bit data to write to address
mmio_write8	<pre>void pal_mmio_write8(unit64_t addr,uint8_t data);</pre>	Provides a single point of abstraction to write 8-bit data to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 8-bit data to write to address
mmio_write16	<pre>void pal_mmio_write16(unit64_t addr,uint16_t data);</pre>	Provides a single point of abstraction to write 16-bit data to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 16-bit data to write to address

API name	Function prototype	Description
mmio_write64	<pre>void pal_mmio_write8(unit64_t addr,uint64_t data);</pre>	Provides a single point of abstraction to write 64-bit data to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 64-bit data to write to address
mem_free_shared	<pre>void pal_ mem_free_shared(void);</pre>	Frees the allocated shared memory region.
mem_get_shared_addr	<pre>uint64_t pal_ mem_get_shared_addr(void);</pre>	Returns the base address of the shared memory region to the VAL layer.
mem_alloc	<pre>void pal_mem_alloc(unsigned int size);</pre>	Allocates memory of the requested size.
		size: size of the memory region to be allocated
		Returns virtual address on success and null on failure.
mem_calloc	<pre>void * pal_mem_calloc(uint32_t num, uint32_t Size);</pre>	Allocates requested buffer size in bytes with zeros in a contiguous memory and returns the base address of the range.
mem_allocate_shared	void pal_mem_allocate_shared	Allocates memory which is to be used to share data across PEs.
	<pre>(uint32_t num_pe, uint32_t sizeofentry);</pre>	num_pe: number of PEs in the system
		sizeofentry: size of memory region allocated to each PE
		Returns none.
mem_free	void pal_mem_free(void	Frees the memory allocated by UEFI framework APIs.
	*buffer);	buffer: the base address of the memory range to be free
mem_cpy	<pre>void *pal_memcpy(void *dest_ buffer, void *src_buffer, uint32 t len);</pre>	Copies a source buffer to a destination buffer and returns the destination buffer.
	uinesz_e ien,,	dest_buffer: pointer to the destination buffer of the memory copy
		src_buffer: pointer to the source buffer of the memory copy
		len: number of bytes to copy from source buffer to destination buffer
		Returns the destination buffer.
mem_compare	<pre>uint32_t pal_mem_compare(void *src, void *dest, uint32 t</pre>	Compares the contents of the source and destination buffers.
	len);	src: base address of the memory, source buffer to be compared
		dest: destination buffer to be compared with
		len: length of the comparison to be performed
mem_alloc_cacheable	void pal_mem_alloc_	Allocates cacheable memory of the requested size.
	<pre>cacheable(uint32_t bdf, uint32_t size, void *pa);</pre>	bdf: BDF of the requesting PCle device
		size: size of the memory region to be allocated
		pa: physical address of the allocated memory

API name	Function prototype	Description
mem_free_cacheable	<pre>void pal_mem_free_ cacheable(uint32_t bdf, uint32 t size, void *va, void</pre>	Frees the cacheable memory allocated by Linux DMA Framework APIs.
	*pa);	bdf: Bus, Device, and Function of the requesting PCIe device
		size: size of memory region to be freed
		va: virtual address of the memory to be freed
		pa: physical address of the memory to be freed
mem_virt_to_phys	<pre>void pal_mem_virt_to_phys(void *va);</pre>	Returns the physical address of the input virtual address.
		va: virtual address of the memory to be converted
		Returns the physical address.
time_delay_ms	<pre>uint64_t pal_time_delay_ms (uint64_t MicroSeconds);</pre>	Stalls the CPU for the specified number of microseconds.
	,	MicroSeconds: the minimum number of microseconds to be delayed
		Returns the value of the microseconds given as input.
mem_set	<pre>void pal_mem_set (void *buf, uint32_t size, uint8_t value);</pre>	A buffer with a known specified input value.
	arnesz_c size, arnes_c varac,,	buf: pointer to the buffer to fill
		size: number of bytes in the buffer to fill
		value: value to fill the buffer with
page_size	<pre>uint32_t pal_mem_page_size();</pre>	Returns the memory page size (in bytes) used by the platform.
alloc_pages	<pre>void* pal_mem_alloc_pages (uint32_t NumPages);</pre>	Allocates the requested number of memory pages.
free_pages	<pre>void pal_mem_free_pages (void *PageBase, uint32_t NumPages);</pre>	Frees pages as requested.
phys_to_virt	<pre>void* pal_mem_phys_to_virt (uint64_t Pa);</pre>	Returns the VA of the input PA. Pa: Physical Address of the memory to be converted.
		Returns the VA.
target_is_bm	<pre>uint32_t pal_target_is_bm();</pre>	Checks if the system information is passed using bare-metal.
aligned_alloc	void *pal_aligned_	Allocates memory with the given alignment.
	<pre>alloc(uint32_t alignment, uint32_t size);</pre>	alignment: Specifies the alignment.
		size: Requested memory allocation size.
		Returns pointer to the allocated memory with requested alignment.
mem_free_aligned	<pre>void pal_mem_free_aligned(void *buffer);</pre>	Frees the aligned memory allocated by aligned_alloc. Buffer: The base address of the aligned memory range.
mem_alloc_at_address	<pre>void *pal_mem_alloc_at_ address(uint64_t mem_base, uint64_t size);</pre>	Allocate memory in the given memory base.

API name	Function prototype	Description
	<pre>void pal_mem_free_at_ address(uint64_t mem_base, uint64_t size);</pre>	Free the allocated memory in the given memory base.

4.2.10 NIST API

This API is used for randomness testing.

Table 4-10: NIST API and its description

API name	Function prototype	Description
generate_rng		Generates a 32-bit random number. rng_buffer: pointer to store the random data
		Returns success or failure.

Appendix A NIST Statistical Test Suite

This appendix describes the integration of NIST Statistical Test Suite with SBSA ACS.

A.1 NIST Statistical Test Suite

Randomness testing plays a fundamental role in many areas of computer science, especially cryptography. Well-designed cryptographic primitives like hash functions and stream ciphers should produce pseudorandom data.

The outputs of such generators may be used in cryptographic applications like generation of key material. Generators suitable for use in cryptographic applications must meet stronger requirements than for other applications. In particular, their outputs must be unpredictable in the absence of knowledge of the inputs.

Statistical test suites

Randomness testing is performed using test suites consisting of many tests, each focusing on a different feature. These tests can be used as the first steps in determining if a generator is suitable for a particular cryptographic application.

SBSA ACS with NIST STS

There are five well-known statistical test suites namely NIST Statistical Test Suite (STS), Diehard, TestU01, ENT, and CryptX. Only the first three test suites are commonly used for the randomness analysis because CryptX is a commercial software and ENT provides only basic randomness testing. Since NIST STS has a special position for being published as an official document, it is often used in the preparation of formal certifications or approvals.

Building NIST STS with SBSA ACS

To build NIST STS with SBSA ACS, NIST STS 2.1.2 package is required and downloaded automatically as part of the build process.

See the updated version of the NIST STS tool for randomness testing documentation. The reason for the update is, the original source code provided with NIST does not compile cleanly in UEFI because it does not provide erf() and erfc() functions in the standard math library. Implementation of these functions has been added as part of SBSA VAL and a patch file is created.

Running NIST STS with SBSA ACS

For information on running NIST STS, see the Arm® SBSA NIST User Guide. For details about NIST STS, see A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications.

Interpreting the results

The final analysis report is generated after the statistical testing is complete. It contains a summary of empirical results that are displayed on the console. A test is unsuccessful when P-value < 0.01. Then the sequence under test should be considered as non-random.

The minimum pass rate for each statistical test except for the random excursion (variant) test is approximately 8 for a sample size of ten binary sequences. The minimum pass rate for the random excursion (variant) test is undefined.



For SBSA compliance, passing NIST STS is optional.

Appendix B Revisions

This appendix describes the technical changes between released issues of this book.

B.1 Revisions

The following tables describe the changes between different issues of this document.

Table B-1: Differences between Issue E and Issue 0200-01

Change	Location
Information about exerciser is added.	See the following sections:
	2.3 Compliance tests on page 12.
	3.2 Test build and execution flow on page 21.
	4.2.1 API naming convention on page 24.
	4.2.8 Exerciser APIs on page 38.

Table B-2: Differences between Issue 0200-01 and Issue 0200-02

Change	Location
A note about exerciser is added.	See 2.3 Compliance tests on page 12.
pal_baremetal folder is added to the directory structure.	See 3.2 Test build and execution flow on page 21.
Added a note about PAL bare-metal reference code.	See 4.1 Overview of PAL API on page 24.

Table B-3: Differences between Issue 0200-02 and Issue 0200-03

Change	Location
No technical changes.	-

Table B-4: Differences between Issue 0200-03 and Issue 0200-04

Change	Location
A new section about exerciser is added.	See 2.5 Exerciser on page 15.
NIST STS information is updated in these topics.	See
	• 2.3 Compliance tests on page 12.
	• 3.2 Test build and execution flow on page 21.
	• 4.2 PAL API definitions on page 24.
APIs are added in all the modules.	See 4.2 PAL API definitions on page 24.
A new appendix about NIST STS is added.	See A. NIST Statistical Test Suite on page 46.

Table B-5: Differences between Issue 0200-04 and Issue 0300-01

Change	Location
A new section about GIC ITS is added.	See 2.6 GIC ITS on page 18.
GIC ITS PAL APIs are added to GIC APIs section.	See 4.2.3 GIC APIs on page 26.
SBSA ACS directory structure is updated.	See 3.2.1 Source code directory on page 21.

Change	Location
read_cfg and write_cfg APIs in the PCIe APIs table are updated.	See 4.2.4 PCle APIs on page 27.
New configuration parameters are added to the Exerciser APIs set_param and ops.	See 4.2.8 Exerciser APIs on page 38.
New APIs are added to Miscellaneous APIs section.	See 4.2.9 Miscellaneous APIs on page 41.

Table B-6: Differences between Issue 0302-01 and Issue 0601-01

Change	Location
Added an abbreviation for HVC	See 2.1 Abbreviations on page 11
Enhancement changes	Applicable sections.

Table B-7: Differences between Issue 0700-00 and Issue 0701-01

Change	Location
Updated abbreviations table.	See 2.1 Abbreviations on page 11
Added memory to the compliance test components.	See:
	• 2.3 Compliance tests on page 12
	• 2.7 Test platform abstraction on page 19
Added baremetal_app and prebuilt_images folders to the directory structure.	See 3.2.1 Source code directory on page 21
Updated supported configuration parameters for set_param and ops.	See 4.2.8 Exerciser APIs on page 38
Added new APIs in PMU API.	See PMU APIs
Updated RAS APIs.	See RAS APIs
Updated information structures.	See:
	• 4.2.2 PE APIs on page 25
	• 4.2.5 IO-Virt APIs on page 33
	RAS APIs
	MPAM APIs

Table B-8: Differences between Issue 0701-01 and Issue 0701-02

Change	Location
Updated the Figure 2-1: Layered software stack	See 2.4 Layered software stack on page 13
Updated PAL API's to PE, PCIe and Miscellaneous modules	See:
	• 4.2.2 PE APIs on page 25
	4.2.4 PCle APIs on page 27
	4.2.9 Miscellaneous APIs on page 41

Table B-9: Differences between Issue 0701-02 and Issue 0701-03

Change	Location
	See:
APIs and PE APIs.	• 4.2.2 PE APIs on page 25
	4.2.4 PCle APIs on page 27
Updated the interrupt routine table in IO-Virt APIs.	See, 4.2.5 IO-Virt APIs on page 33
Updated the Function prototype for Miscellaneous APIs.	See, 4.2.9 Miscellaneous APIs on page 41
Updated the Function prototype for NIST API.	See, 4.2.10 NIST API on page 45

Change	Location
Replaced UINT32 with uint32_t and UINT64 with uint64_t in PMU APIs and updated the API name.	See, PMU APIs
Replaced UINT32 with uint32_t and UINT64 with uint64_t in RAS APIs.	See, RAS APIs
Replaced UINT32 with uint32_t in MPAM APIs.	See, MPAM APIs

Table B-10: Differences between Issue 0701-03 and Issue 0701-04

Change	Location
Removed the API scan_bridge_devices_and_check_memtype from PCIe APIs table.	See, 4.2.4 PCle APIs on page 27
Removed the API max_pasids from the SMMU APIs table.	See, 4.2.6 SMMU APIs on page 35

Table B-11: Differences between Issue 0701-04 and Issue 0701-05

Change	Location
Updated the SBSA ACS directory structure figure.	See, 3.2.1 Source code directory on page 21
Updated the PCIe APIs and their descriptions table.	See, 4.2.4 PCle APIs on page 27
Removed the API get_legacy_irq_map from the Exerciser APIs and their details table.	See, 4.2.8 Exerciser APIs on page 38

Table B-12: Differences between Issue 0701-05 and Issue 0701-06

Change	Location
Updated the SBSA ACS directory structure figure.	See, 3.2.1 Source code directory on page 21.
Added ETE to the Modules and corresponding API names table.	See, 4.2.1 API naming convention on page 24.
Added new APIs in the Exerciser APIs and descriptions table.	See, 4.2.8 Exerciser APIs on page 38.