

Arm® Server Base System Architecture Compliance

Revision: r7p1

Validation Methodology

Non-Confidential

Issue 02

Copyright © 2016-2023 Arm Limited (or its affiliates). $101544_0701_02_en$ All rights reserved.



Arm® Server Base System Architecture Compliance Validation Methodology

Copyright © 2016–2023 Arm Limited (or its affiliates). All rights reserved.

Release Information

Document history

Issue	Date	Confidentiality	Change
А	30 November 2016	Non- Confidential	Alpha release
В	31 March 2017	Non- Confidential	Beta release
С	13 July 2017	Non- Confidential	REL 1.0
D	19 January 2018	Non- Confidential	Alpha release for REL 2.0
E	11 May 2018	Non- Confidential	REL 2.0
0200- 01	27 December 2018	Non- Confidential	REL 2.1. The document now follows a new numbering format.
0200- 02	26 April 2019	Non- Confidential	REL 2.2
0200- 03	18 September 2019	Non- Confidential	REL 2.3
0200- 04	20 March 2020	Non- Confidential	REL 2.4
0300- 01	30 September 2020	Non- Confidential	REL 3.0
0301- 01	27 September 2021	Non- Confidential	REL 3.1
0302- 01	26 July 2022	Non- Confidential	REL 3.2
0601- 01	28 October 2022	Non- Confidential	REL 6.1

Issue	Date	Confidentiality	Change
0700- 00	15 June 2022	Non- Confidential	REL 7.0 ALPHA release
0701- 01	16 January 2023	Non- Confidential	REL 7.1 BETA-0 release
0701- 02	28 March 2023	Non- Confidential	REL 7.1.1 BETA-1 release

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2016–2023 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is for a Beta product, that is a product under development.

Feedback on content

Information about how to give feedback on the content.

If you have comments on content then send an e-mail to support-systemready-acs@arm.com. Give:

- The title Arm® Server Base System Architecture Compliance Validation Methodology.
- The number 101544_0701_02_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.



Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

Contents

1. Introduction	8
1.1 Conventions	8
1.2 Useful resources	9
1.3 Other information	10
2. About the Arm® SBSA ACS	11
2.1 Abbreviations	11
2.2 Introduction to SBSA ACS	12
2.3 Compliance tests	12
2.4 Layered software stack	13
2.4.1 Compliance test software stack with UEFI application	14
2.4.2 Compliance test software stack with Linux application	14
2.4.3 PMU event test suite	16
2.4.4 Coding guidelines	17
2.5 Exerciser	17
2.5.1 Compliance test software stack for exerciser with UEFI shell application	19
2.6 GIC ITS	20
2.7 Test platform abstraction	22
3. Execution flow control	24
3.1 Execution flow control	24
3.2 Test build and execution flow	24
3.2.1 Source code directory	25
3.2.2 Building the tests	26
4. Platform Abstraction Layer	27
4.1 Overview of PAL API	27
4.2 PAL API definitions	27
4.2.1 API naming convention	28
4.2.2 PE APIs	28
4.2.3 GIC APIs	29
4.2.4 Timer APIs	31
4.2.5 PCIe APIs	32

4.2.6 IO-Virt APIs	37
4.2.7 SMMU APIs	
4.2.8 Peripheral APIs	40
4.2.9 DMA APIs	
4.2.10 Exerciser APIs	45
4.2.11 Miscellaneous APIs	
4.2.12 NIST API	51
4.2.13 PMU APIs	
4.2.14 RAS APIs	52
4.2.15 MPAM APIs	55
A. NIST Statistical Test Suite	
A.1 NIST Statistical Test Suite	58
B. Revisions	60
B.1 Revisions	60

1. Introduction

1.1 Conventions

The following subsections describe conventions used in Arm documents.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Convention	Use
italic	Citations.
bold	Terms in descriptive lists, where appropriate.
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:
	MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>
SMALL CAPITALS	Terms that have specific technical meanings as defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.



Recommendations. Not following these recommendations might lead to system failure or damage.



Requirements for the system. Not following these requirements might result in system failure or damage.



Requirements for the system. Not following these requirements will result in system failure or damage.



An important piece of information that needs your attention.



A useful tip that might make it easier, better or faster to perform a task.



A reminder of something important that relates to the information you are reading.

1.2 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

Arm product resources	Document ID	Confidentiality
Arm® Base System Architecture 1.0	DEN0094C	Non-Confidential
Arm® Server Base System Architecture 7.1	DEN0029H	Non-Confidential
GICv3 and GICv4 Software Overview	DAI0492	Non-Confidential

Arm architecture and specifications	Document ID	Confidentiality
Arm® Architecture Reference Manual for A-profile architecture	DDI0487	Non-Confidential
Arm [®] Generic Interrupt Controller Architecture Specification for GIC architecture version 3.0 and version 4.0	IHI0069	Non-Confidential



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at http://www.adobe.com.

1.3 Other information

See the Arm® website for other relevant information.

- Arm® Developer.
- Arm® Documentation.
- Technical Support.
- Arm® Glossary.

2. About the Arm® SBSA ACS

This chapter provides an introduction to the Arm® SBSA Architecture Compliance Suite.

2.1 Abbreviations

The following table lists the abbreviations used in this document.

Table 2-1: Abbreviations and expansions

Abbreviation	Expansion
ACPI	Advanced Configuration and Power Interface
ACS	Architecture Compliance Suite
AEST	Arm Error Source Table
BDF	Bus, Device, and Function
ELx	Exception Level x (where x can be 0 to 3)
GCD	Grand Central Dispatch
GIC	Generic Interrupt Controller
HMAT	Heterogenous Memory Attribute Table
HVC	HyperVisor Call
ITS	Interrupt Translation Service
IOMMU	Input-Output Memory Management Unit
LPI	Locality-specific Peripheral Interrupt
MPAM	Memory System Resource Partitioning and Monitoring
MSI	Message-Signaled Interrupt
PAL	Platform Abstraction Layer
PMU	Performance Monitoring Unit
PCle	Peripheral Component Interconnect Express
PE	Processing Element
PPTT	Processor Properties Topology Table
PSCI	Power State Coordination Interface
RAS	Reliability, Availability, and Serviceability
RCiEP	Root Complex integrated End Point
SATA	Serial Advanced Technology Attachment
SBSA	Server Base System Architecture
SMC	Secure Monitor Call
SMMU	System Memory Management Unit
SoC	System on Chip
SRAT	System Resource Affinity Table
STS	Statistical Test Suite

Abbreviation	Expansion
UART	Universal Asynchronous Receiver and Transmitter
UEFI	Unified Extensible Firmware Interface
VAL	Validation Abstraction Layer

2.2 Introduction to SBSA ACS

Server Base System Architecture (SBSA) specification specifies hardware system architecture which is based on Arm[®] 64-bit architecture that server system software such as operating systems, hypervisors, and firmware can rely on. It addresses PE features and key aspects of system architecture.

It ensures a standard system architecture to enable a suitably built single OS image to run on all hardware compliant with this specification. It also specifies features that firmware can rely on, allowing for some commonality in firmware implementation across platforms.

The SBSA architecture that is described in the Arm® Server Base System Architecture Specification defines the behavior of an abstract machine, referred to as an SBSA system. Implementations compliant with the SBSA architecture must conform to the behavior described in the specification.

The Architecture Compliance Suite (ACS) is a set of examples of the specified invariant behaviors. Use this suite to verify that these behaviors are implemented correctly in your system.

2.3 Compliance tests

SBSA compliance tests are self-checking, portable C-based tests with directed stimulus.

The following table describes the compliance test components.

Table 2-2: Compliance test components

Component	Description
Exerciser	Verifies PCIe subsystem with a custom stimulus generator.
GIC	Verifies GIC compliance.
Memory	Verifies memory map compliance.
MPAM	Verifies MPAM compliance.
NIST	Verifies to determine the suitability of a generator for a cryptographic application.
PCle	Verifies PCIe subsystem compliance.
PE	Verifies PE compliance.
Peripherals	Verifies USB, SATA, and UART compliance.
PMU	Verifies PMU compliance.
Power and Wakeup	Verifies system power states compliance.
RAS	Verifies RAS compliance.

Component	Description
SMMU	Verifies SMMU subsystem compliance.
Timer	Verifies PE timers and system timers compliance.
Watchdog	Verifies watchdog timer compliance.


2.4 Layered software stack

Compliance tests use the layered software stack approach to enable porting across different test platforms.

The layered stack contains:

- Test suite
- Validation Abstraction Layer (VAL)
- Platform Abstraction Layer (PAL)

Figure 2-1: Layered software stack



The following table describes the different layers of a compliance test.

Table 2-3: Compliance test layers


Layer	Description
	Collection of targeted tests that validate the compliance of the target system. These tests use interfaces that are provided by the
ACS	VAL.

Layer	Description
VAL	Provides a uniform view of all the underlying hardware and test infrastructure to the test suite.
	Has C-based Arm-defined APIs that you can implement. It abstracts features whose implementation varies from one target system to another. Each test platform requires a PAL implementation of its own. PAL APIs are meant for the compliance test to reach or use other abstractions in the test platform such as the UEFI infrastructure and bare-metal abstraction.

2.4.1 Compliance test software stack with UEFI application

The following figure is an example of the compliance test software stack interplay with UEFI shell application.

Figure 2-2: Software stack UEFI shell application




2.4.2 Compliance test software stack with Linux application

The stack is spread across user mode and kernel mode space. The Linux command-line application running in the user mode space and the kernel module communicate using a proofs interface. The test pool, VAL, and PAL layers are built as a kernel module.

The following figure is an example of the compliance test software stack with Linux application.

Figure 2-3: Software stack with Linux application




The SBSA command-line application initiates the tests and queries for status of the test using the standard procfs interface of the Linux OS. To avoid multiple data transfers between the kernel and user modes, the test suite, VAL, and PAL are built together as a kernel module.

Further, the PAL layer might need information from modules such as AHCI driver and the IOMMU driver which are outside the SBSA ACS kernel module. A separate patch file is provided to patch the drivers appropriately to export the required information. For details, see the *Arm® SBSA ACS User Guide*.

2.4.3 PMU event test suite

The PMU event test suite contains a Python script, Linux perf driver interface, and PySweep for workload generation. The following figure shows how the PMU event test suite Linux application is set up.

Figure 2-4: PMU event test suite Linux application



Python script

Reads the event number and event details from input text file. Calls event generation functions and monitor events.

PyPerf

Programs the PMU and monitor event count based on the event ID.

PySweep

Generates workload.

- 1. Instruction-related event generation: src/loadcode.c (I-Cache, I-TLB, INST_**, OP_**)
- 2. Data-related event generation: src/loaddata.c (D-Cache, D-TLB)
- 3. Branching event generation: src/branch prediction.c

2.4.4 Coding guidelines

The coding guidelines followed for the implementation of the test suite are described in this section.


- All the tests call VAL APIs.
- VAL APIs might call PAL APIs depending on the requested functionality.
- A test does not directly interface with PAL functions.
- The test layer does not need any code modifications when porting from one platform to another.
- All the platform porting changes are limited to PAL.
- The VAL may require changes if there are architectural changes impacting multiple platforms.

2.5 Exerciser

Exerciser is a PCIe endpoint device that can be programmed to generate custom stimuli for verifying the SBSA compliance of PCIe IP integration into an Arm SoC. The stimulus is used in verifying the compliance of PCIe functionality like IO coherency, snoop behavior, address translation, PASID transactions, DMA transactions, MSI, and legacy interrupt behavior.

The following figure shows a PCIe hierarchy consisting of various endpoints, switches, and bridges.

Figure 2-5: Exerciser in an SoC



Root Complex integrated EndPoint (RCiEP) and Root Complex Event Collector (RCEC) are endpoints connected directly to Root Complex. PCle endpoints are connected either to the Root Port or downstream ports. Bridges are used to connect PCl devices into PCle hierarchy while switches are used to connect multiple PCle devices to a single downstream port. PCle devices access GIC, memory, and PE through the Root Complex, also called the host bridge.

The figure shows two instances of the exerciser that are present in the system. Instance 1 is connected directly to the Root Complex as a RCiEP and instance 2 is connected to the downstream port of a switch as a PCIe endpoint device.




The number of exercisers instantiated is platform-specific. To achieve higher coverage, Arm recommends that you present multiple exercisers to the ACS.

To generate custom stimuli, the exerciser must provide functionality to configure interrupt and DMA attributes, trigger them, and know the status of these operations, the details of which are **IMPLEMENTATION DEFINED**. This can be done by providing a set of BAR-mapped registers and writing specific values to trigger the necessary operations.

The following figure shows the reference implementation of exerciser hardware.

Figure 2-6: Reference implementation of exerciser hardware




2.5.1 Compliance test software stack for exerciser with UEFI shell application

The exerciser tests validate device interrupts (legacy interrupt and MSI-X interrupt), DMA (address translation and memory access), and coherency behavior. The exerciser PCIe configuration space is accessed using UEFI or MMIO APIs and exerciser functionality like interrupt generation and DMA transactions can be accessed using exerciser APIs.

The following figure shows the compliance test software stack for exerciser with UEFI shell application.

Figure 2-7: Exerciser with UEFI shell application



2.6 GIC ITS

The Interrupt Translation Service (ITS) translates an input EventID from a device, identified by its DeviceID and determines:


- The corresponding INTID for the input.
- The target Redistributor and, through this, the target PE for the INTID.

Endpoint device 1 triggers a write on MSI address from the MSI table, which gets converted to a Locality-specific Peripheral Interrupt (LPI) using the ITS tables. To generate an MSI, ITS must be configured before running the ACS. The software must allocate memory for different ITS tables. ITS table mappings must be updated using the ITS commands, Device ID, LPI Interrupt ID, and Redistributor Base.

For more information on GIC ITS, see Arm® GIC Architecture Specification and Arm® GICv3 Software Overview.

The following figure shows how an MSI is converted to an LPI using ITS.


Figure 2-8: Routing MSI-X from Endpoint to PE through GIC ITS



2.7 Test platform abstraction

The compliance suite defines and uses the test platform abstraction that is illustrated in the figure below.

Figure 2-9: Test platform abstraction



The following table describes the SBSA abstraction terms.

Table 2-4: Abstraction terms and descriptions

Abstraction	Description
UEFI or OS	UEFI Shell application or operating system provides infrastructure for console and memory management. This module runs at EL2.
Trusted firmware	Firmware which runs at EL3.

Abstraction	Description	
	Interface layer which provides platform-specific information, removing the need for the test suite to be ported for every platform.	
Hardware PE and controllers that are specified as part of the SBSA specification.		


3. Execution flow control

This chapter describes the execution flow control used for SBSA ACS.

3.1 Execution flow control

The following figure describes the execution flow control of the compliance suite.

Figure 3-1: Execution flow control



The process that is followed for the flow control is:

- 1. The execution environment such as the UEFI shell, invokes the test entry point.
- 2. Start the test iteration loop.
- 3. Print status during the test execution as required.
- 4. Reboot or put the system to sleep as required.
- 5. Loop until all the tests are completed.


3.2 Test build and execution flow

This section describes the source code directory structure and provides references for building the tests.

3.2.1 Source code directory

The following figure shows the source code directory for the SBSA ACS.

Figure 3-2: SBSA ACS directory structure



The following describes all the directories in SBSA ACS.

docs Documentation.

linux app Linux command-line executable source code.

baremetal_app Reference bare-metal application source to call into the test entry point.

prebuilt Contains prebuilt images for the releases.

images

patches Contains the SBSA NIST Statistical Test Suite (STS) patch.

pal_uefi Platform code targeting UEFI implementation.

pal_baremetal Platform reference code for Bare-metal.
test_pool Test case source files for the test suite.
tools Consists of scripts written for this suite.

uefi_app UEFI application source to call into the tests entry point.

val Common code that is used by the tests. Makes calls to PAL as necessary.

3.2.2 Building the tests

This section provides reference information for building SBSA ACS as a UEFI Shell application and SBSA ACS kernel module.

Test build for UEFI

The build steps for the compliance suite to be compiled as a UEFI shell application are available in the RFADMF.

Test build for OS-based tests

The build steps for the Linux application-driven compliance suite, and SBSA ACS kernel module, which has a dependency for the SBSA ACS Linux application, are available in the *README*.

The build steps for the PMU events test, Linux application-driven compliance suite, and SBSA ACS kernel module, which has a dependency for the SBSA ACS Linux application, are available in the *README*.

4. Platform Abstraction Layer

This chapter provides an overview of PAL API and its categories.

4.1 Overview of PAL API

The PAL is a C-based, Arm-defined API that you can implement.

Each test platform requires a PAL implementation of its own. The PAL APIs are meant for the compliance test to reach or use other abstractions in the test platform such as the UEFI infrastructure and Linux OS modules. PAL implementation can also be bare-metal code.

The reference PAL implementations are available in the following locations:

- UEFI
- Linux
- Bare-metal



The PAL bare-metal reference code provides a reference implementation for a subset of APIs. The current version of the repository contains the reference code for creation of information tables like PE, GIC, timer, and watchdog. Additional code must be implemented to match the target SoC implementation under test.

4.2 PAL API definitions

The PAL API contains APIs that:

- Are called by the VAL and implemented by the platform.
- Begin with the prefix pal.
- Have a second word on the API name that indicates the module which implements this API.
- Have the mapping of the module as per the table below.
- Create and fill structures needed as prerequisites for the test suite, named as pal_<module>_create_info_table.

4.2.1 API naming convention

The PAL API interface <module> names are mapped as shown in the following table.

Table 4-1: Modules and corresponding API names

Module	API name
PE	pe
GIC	gic
Timer	timer
Watchdog	wd
PCIE	pcie
IOVirt	iovirt
SMMU	smmu
Peripheral	per
DMA	dma
Memory	memory
Exerciser	exerciser
Miscellaneous	print, mem, mmio
NIST	nist
MPAM	mpam
RAS	ras
PMU	рти

4.2.2 PE APIs

These APIs provide the information and functionality required by the test suite that accesses features of a PE.

Table 4-2: PE APIs and their descriptions

API name	Function prototype	Description	
get_num	<pre>uint32_t pal_pe_get_num();</pre>	Returns the number of PEs in the system.	
create_info_table	<pre>void pal_pe_create_ info_table(PE_INFO_TABLE *PeTable);</pre>	Gathers information about the PEs in the system and fills the info_table with the relevant data.	
call_smc	<pre>void pal_pe_call_ smc(ARM_SMC_ARGS *args);</pre>	Abstracts the smc instruction. The input arguments to this function are x0 to x7 registers filled in with the appropriate parameters.	
execute_payload	<pre>voidpal_pe_call_smc(ARM_ SMC_ARGS *ArmSmcArgs, int32_t Conduit)</pre>	Abstracts the PE wakeup and execute functionality. Ideally, this function calls the PSCI_ON SMC command.	
update_elr	<pre>void pal_pe_update_ elr(void *context, uint64_t offset);</pre>	Updates the ELR to return from exception handler to a required address.	

API name	Function prototype	Description	
get_esr	<pre>uint64_t pal_ pe_get_esr(void *context);</pre>	Returns the exception syndrome from exception handler.	
data_cache_ops_by_va	<pre>void pal_pe_data_cache_ ops_by_va(uint64_t addr, uint32_t type);</pre>	Performs cache maintenance operation on an address.	
get_far	<pre>uint64_t pal_ pe_get_far(void *context);</pre>	Returns the FAR from exception handler.	
install_esr	<pre>uint32_t pal_pe_install_ esr(uint32_t exception_ type, void (*esr) (uint64_ t, void *));</pre>	Abstracts the exception handler installation steps. The input arguments are exception type and function pointer of the handler that has to be called when the exception of the given type occurs. It returns zero on success and non-zero on failure.	
psci_get_conduit	uint32_tpal_ psci_get_conduit(void)	Checks whether PSCI is implemented. If yes, which conduit does it use (HVC or SMC). Returns:	
		CONDUIT_NONE: PSCI is not implemented	
		CONDUIT_SMC: PSCI is implemented and uses SMC as the conduit.	
		CONDUIT_HVC: PSCI is implemented and uses HVC as the conduit.	

Each PE information entry structure can hold information for a PE in the system. The types of information are:



```
typedef struct {
          pe num;
  UINT32
                                             /* PE Index */
                                             /* PE attributes */
 UINT32
           attr;
  UINT64
           mpidr;
                                             /* PE MPIDR */
                                             /* PMU Interrupt */
 UINT32
           pmu_gsiv;
                                             /* GIC Maintenance Interrupt
 UINT32
           gmain_gsiv;
           acpi_proc_uid;
                                             /* ACPI Processor UID */
 UINT32
           level_1_res[MAX_L1_CACHE_RES]; /* index of level 1 cache(s)
in cache info_table */
}PE_INFO_ENTRY;
```

4.2.3 GIC APIs

These APIs provide the information and functionality required by the test suite that accesses features of a GIC.

Table 4-3: GIC APIs and their descriptions

API name	Function prototype	Description
create_info_table		Gathers information about the GIC sub-system and fills the gic_info_table with the relevant data.
		Abstracts the steps required to register an interrupt handler to an IRQ number. It also enables the interrupt in the GIC CPU interface and Distributor. It returns 0 on success and -1 on failure.

API name	Function prototype	Description	
end_of_interrupt	<pre>uint32_t pal_gic_end_of_ interrupt(uint32_t int_id);</pre>	Indicates completion of interrupt processing by writing to the end of interrupt register in the GIC CPU interface. It returns 0 on success and -1 on failure.	
request_irq	<pre>uint32_t pal_gic_request_ irq(unsigned int irq_num, unsigned int mapped_irq_num, void *isr);</pre>	Registers the interrupt handler for a given IRQ. irq_num: hardware IRQ number mapped_irq_num: mapped IRQ number	
		isr: Interrupt Service Routine that returns the status	
free_irq	<pre>void pal_gic_free_irq(unsigned int irq_num, unsigned int mapped_ irq_num);</pre>	Frees the registered interrupt handler for a given IRQ. irq_num: hardware IRQ number mapped_irq_num: mapped IRQ number	
set_intr_trigger	<pre>uint32_t pal_gic_set_intr_trigger (uint32_t int_id, INTR_TRIGGER_ INFO_TYPE_e trigger_type);</pre>	Sets the trigger type to edge or level. int_id: interrupt ID which must be enabled and the service routine installed for trigger_type: interrupt trigger type edge or level	

• Each GIC information entry structure can hold information for any of the seven types of GIC components. The seven types of entries are:

```
typedef enum {
  ENTRY_TYPE_CPUIF = 0x1000,
  ENTRY_TYPE_GICD,
  ENTRY_TYPE_GICC_GICRD,
  ENTRY_TYPE_GICR_GICRD,
  ENTRY_TYPE_GICTS,
  ENTRY_TYPE_GIC_MSI_FRAME,
  ENTRY_TYPE_GICH
}GIC_INFO_TYPE_e;
```



In addition to the type, each entry contains the base address of each type, entry_id for entry type ITS, and length in case of Redistributor range address length.

```
typedef struct {
  UINT32 type;
  UINT64 base;
  UINT32 entry_id;
  UINT64 length;
  UINT32 flags;
  UINT32 spi_count;
  UINT32 spi_base;
}GIC_INFO_ENTRY;
```

4.2.4 Timer APIs

These APIs provide the information and functionality required by the test suite that accesses features of local and system timers, and watchdog timer.

Table 4-4: Timer APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_timer_create_info_ table(TIMER_INFO_TABLE *timer_ info_table);</pre>	Abstracts the steps to discover and fill in the timer_info_table with information about the available local and system timers in the system.
wd_create_info_table		Abstracts the steps to gather information about watchdogs in the platform and fills the wd_table.
get_counter_frequency	<pre>uint64_t pal_timer_get_ counter_frequency(void);</pre>	This API gets the counter frequency value from the user.

• This structure holds the timer-related information of the system. All the timer tests depend on the information in this structure.

```
typedef struct {
  uint32 t s ell timer_flag;
  uint32 t el2 timer_flag;
  uint32 t el2 virt_timer_flag;
  uint32 t s ell timer_gsiv;
  uint32 t s ell timer_gsiv;
  uint32 t el2 timer_gsiv;
  uint32 t virtual_timer_flag;
  uint32 t virtual_timer_flag;
  uint32 t virtual_timer_gsiv;
  uint32 t virtual_timer_gsiv;
  uint32 t virtual_timer_gsiv;
  uint32 t el2 virt_timer_gsiv;
  uint32 t num_platform_timer;
  uint32 t num_platform_timer;
  uint32 t sys_timer_status;
}TIMER_INFO_HDR;
```



This data structure contains information that is specific to system timer.

```
typedef struct {
  uint32_t type;
  uint32_t timer_count;
  uint64_t block_cntl_base;
  uint8_t frame_num[8];
  uint64_t GtCntBase[8];
  uint64_t GtCntEl0Base[8];
  uint32_t gsiv[8];
  uint32_t virt_gsiv[8];
  uint32_t flags[8];
}TIMER_INFO_GTBLOCK;
```

This data structure holds the watchdog information.

```
typedef struct {
uint64_t wd_ctrl_base; ///< Watchdog Control Register Frame
uint64_t wd_refresh_base; ///< Watchdog Refresh Register Frame
uint32_t wd_gsiv; ///< Watchdog Interrupt ID
uint32_t wd_flags;
}WD_INFO_BLOCK;</pre>
```

4.2.5 PCle APIs

These APIs provide the information and functionality required by the test suite that accesses features of PCIe subsystem.

Table 4-5: PCIe APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_pcie_create_info_table(PCIE_ INFO_TABLE *PcieTable);</pre>	Abstracts the steps to gather PCle information in the system and fills the PCle info_table. Ideally, this function reads the ACPI MCFG table to retrieve the ECAM base address.
enumerate	<pre>void pal_pcie_enumerate(void);</pre>	Performs the PCIe enumeration.
io_read_cfg	<pre>uint32_t pal_pcie_io_read_cfg(uint32_t bdf, uint32_t offset, uint32_t *data);</pre>	Abstracts the configuration space read of a device identified by Bus, Device, and Function (BDF). This is used only in peripheral tests and need not be implemented in Linux. It returns either success or failure. bdf: PCI Bus, Dev, and Func offset: Offset in the configuration space from where data is to be read data: Stores the value read from the configuration space
io_write_cfg	<pre>void pal_pcie_io_write_cfg(uint32 bdf, uint32 offset, uint32 data)</pre>	Abstracts the configuration space write of a device identified by BDF (Bus, Device, and Function). Writes 32-bit data to the configuration space of the device at an offset. bdf: PCI Bus, Dev, and Func offset: Offset in the configuration space from where data is to be read data: Stores the value read from the configuration space
get_mcfg_ecam	<pre>uint64_t pal_pcie_get_mcfg_ecam();</pre>	Returns the PCI ECAM address from the ACPI MCFG table address.

API name	Function prototype	Description
get_msi_vectors	<pre>uint32_t pal_get_msi_vectors(uint32_t seg, uint32_t bus, uint32_t dev, uint32_ t fn, PERIPHERAL_VECTOR_LIST **mvector);</pre>	Creates a list of MSI(X) vectors for a device. It returns the number of MSI(X) vectors.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		mvector: Pointer to MSI(X) address
scan_bridge_devices_and_check_memtype	<pre>uint32_t pal_pcie_scan_bridge_devices_ and_check_memtype (uint32_t seg, uint32_t bus, uint32 t dev, uint32 t fn);</pre>	Scans the bridge devices and checks the memory type.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
get_pcie_type	<pre>uint32_t pal_pcie_get_pcie_type(uint32_t seg, uint32_t bus, uint32_t dev, uint32_ t fn);</pre>	Gets the PCle device or port type.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
p2p_support	<pre>uint32_t pal_pcie_p2p_support();</pre>	Checks P2P support in the PCIe hierarchy.
		Returns 1 if P2P feature is not supported and 0 if it is supported.
dev_p2p_support	<pre>uint32_t pal_pcie_dev_p2p_ support(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Checks the PCIe device P2P support.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 1 if P2P feature is not supported, else 0.

API name	Function prototype	Description
is_cache_present	<pre>uint32_t pal_pcie_is_cache_present (uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Checks whether the PCIe device has an Address Translation Cache (ATC).
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 0 if the device does not have ATC, else 1.
is_onchip_peripheral	<pre>uint32_t pal_pcie_is_onchip_ peripheral(uint32_t bdf);</pre>	Checks if a PCIe function is an on- chip peripheral.
		bdf: Segment, PCI Bus, Device, and Function. Returns 1 if the PCIe function is an on-chip peripheral, else 0.
check_device_list	<pre>uint32_t pal_pcie_ check_device_list(void);</pre>	Checks if the PCle hierarchy matches with the topology described in the information table.
		Returns 0 if device entries match, else 1.
check_device_valid	<pre>uint32_t pal_pcie_check_device_ valid(uint32_t bdf);</pre>	This API is used as a placeholder to check if the bdf obtained is valid or not.
		bdf: PCl Seg, bus, device, and function
get_rp_transaction_frwd_support	uint32_t pal_pcie_get_rp_transaction_ frwd_support(uint32_t seg, uint32_t bus	Gets Root Port (RP) transaction forwarding support.
	uint32_t dev, uint32_t fn)	seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 0 if RP is not involved in transaction forwarding, else 1.

API name	Function prototype	Description
read_ext_cap_word	<pre>void pal_pcie_read_ext_cap_word(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn, uint32_t ext_cap_id, uint8_t offset, uint16_t *val);</pre>	Reads the extended PCIe configuration space at an offset for a capability.
	offset, ufficie_t ^val);	seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		ext_cap_id: PCI capability ID
		offset: offset of the word in the capability configuration space
		val: return value
get_bdf_wrapper	<pre>uint32 pal_pcie_get_bdf_wrapper (uint32 ClassCode, uint32 StartBdf);</pre>	Returns the Bus, Device, and Function for a matching class code.
		ClassCode: 32-bit value of format ClassCode << 16 sub_class_code
		StartBdf:
		0: start enumeration from host bridge.
		1: start enumeration from the input segment, Bus, Device.
		This is needed since multiple controllers with the same class code are potentially present in a system.
bdf_to_dev	<pre>void *pal_pci_bdf_to_dev(uint32_t bdf);</pre>	Returns the PCI device structure for the given bdf.
		bdf: PCI Bus, Device, and Function.
read_config_byte	<pre>void pal_pci_read_config_byte(uint32_t bdf, uint8_t offset, uint8_t *val);</pre>	Reads one byte from the PCI configuration space for the current BDF at given offset.
		bdf: PCI Bus, Device, and Function
		offset: offset in the PCI configuration space for that BDF
		val: return value

API name	Function prototype	Description
write_config_byte	<pre>void pal_pci_write_config_byte(uint32_t bdf, uint8_t offset, uint8_t val);</pre>	Writes one byte from the PCI configuration space for the current BDF at a given offset.
		bdf: PCI Bus, Device, and Function
		offset: offset in the PCI configuration space for that BDF
		val: return value
mem_get_offset	<pre>uint32_t pal_pcie_mem_ get_offset(uint32_t type);</pre>	Returns the memory offset that can be accessed from the BAR base.
		type: Size of the offset required
device_driver_present	<pre>uint32_t pal_pcie_device_driver_ present(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn)</pre>	Returns if driver present for PCIe device.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns 0 if Driver present else 1
ecam_base	<pre>uint64_t pal_pcie_ecam_base(uint32_ t seg, uint32_t bus, uint32_t dev, uint32_t func)</pre>	Returns the ECAM address of the input PCIe device.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		Returns ECAM address if success, else NULL address

This data structure holds the PCle subsystem information.



The data structure is repeated for the number of ECAM ranges in the system.

```
typedef struct {
uint32_t num_entries;
PCIE_INFO_BLOCK block[];
}PCIE_INFO_TABLE;
```

4.2.6 IO-Virt APIs

These APIs provide the information and functionality required by the test suite that accesses features of IO virtualization system.

Table 4-6: IO-Virt APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_iovirt_create_info_table(IOVIRT_ INFO_TABLE *iovirt);</pre>	Abstracts the steps to fill in the iovirt table with the details of the Virtualization sub-system in the system.
unique_rid_strid_map	<pre>uint32_t pal_iovirt_unique_rid_strid_ map(uint64_t rc_block);</pre>	Abstracts the mechanism to check if a Root Complex node has unique requestor ID to Stream ID mapping. O indicates a fail since the mapping is not unique.
		1 indicates a pass since the mapping is unique.
check_unique_ctx_initd	<pre>uint32_t pal_iovirt_check_unique_ctx_ intid(uint64_t smmu_block);</pre>	Abstracts the mechanism to check if a given SMMU node has unique context bank interrupt IDs. O indicates fail and 1 indicates pass.
get_rc_smmu_base	<pre>uint64_t pal_iovirt_get_rc_smmu_base(IOVIRT_ INFO_TABLE *iovirt, uint32_t rc_seg_num, uint32_t rid);</pre>	Returns the base address of SMMU if a Root Complex is behind an SMMU, otherwise returns NULL.

The following data structure is filled in by the above function. This data structure captures all the information related to SMMUs, PCIe root complex, GIC-ITS and any other named components involved in the Virtualization sub-system of the SoC.



The information captured includes interrupt routing tables, memory maps, and the base addresses of the various components.

Copyright © 2016–2023 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

```
UINT64 smmu base;
}IOVIRT RC INFO BLOCK;
typedef struct {
  UINT64 base;
  UINT32 overflow gsiv;
UINT32 node_ref;
}IOVIRT_PMCG_INFO_BLOCK;
typedef struct {
  UINT64 smmu_base;
                                                    /* SMMU base to which component
 is attached, else NULL */
  UINT32 cca;
                                                    /* Cache Coherency Attribute */
  CHAR8 name[MAX NAMED COMP LENGTH];
                                                    /* Device object name */
} IOVIRT_NAMED_COMP_INFO_BLOCK;
typedef struct {
   UINT32 input_base;
  UINT32 id count;
UINT32 output_base;
UINT32 output_ref;
iovirt block in
                               /* output ref captured here is offset to
                                    IOVIRT info table not IORT ACPI table in
memory */
}ID MAP;
typedef union {
  UINT32 id[4];
  ID MAP map;
}NODE DATA MAP;
typedef union {
   IOVIRT_NAMED_COMP_INFO_BLOCK named_comp;
  IOVIRT_RC INFO BLOCK rc;
IOVIRT_PMCG_INFO_BLOCK pmcg;
UINT32 its_count;
SMMU_INFO_BLOCK smmu;
}NODE_DATA;
typedef struct {
  UINT32 type;
  UINT32 num_data_map;
  NODE DATA data;
  UINT32 flags;
NODE_DATA_MAP data_map[];
}IOVIRT BLOCK;
typedef struct {
  UINT32 num blocks;
  UINT32 num smmus;
  UINT32 num_pci_rcs;
UINT32 num_named_components;
  UINT32 num its groups;
  UINT32 num_pmcgs;
IOVIRT BLOCK blocks[];
}IOVIRT INFO TABLE;
```

4.2.7 SMMU APIs

These functions abstract information that is specific to the operations of the SMMUs in the system.

Table 4-7: SMMU APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_smmu_ create_info_ table(SMMU_INFO_ TABLE *smmu_ info_table);</pre>	Abstracts the steps to gather information about SMMUs in the system and fills the info_table.
check_device_iova	<pre>uint32_t pal_ smmu_check_device_ iova(void *port, uint64_t dma_addr);</pre>	Checks if the input DMA address belongs to the input device. This can be done by keeping track of the DMA addresses generated by the device using the start and stop monitor calls defined below or by reading the IOVA table of the device and looking for the input address.
		O is returned if address belongs to the device. Non-zero is returned if there are ARCHITECTURE DEFINED error values.
device_start_monitor_iova	<pre>void pal_smmu_ device_start_ monitor_iova(void *port);</pre>	A hook to start the process of saving DMA addresses being used by the input device. It is used by the test to indicate the upcoming DMA transfers to be recorded and the test queries for the address through the check_device_iova call.
device_stop_monitor_iova	<pre>void pal_smmu_ device_stop_ monitor_iova(void *port);</pre>	Stops the recording of the DMA addresses being used by the input port.
max_pasids	<pre>uint32_t pal_smmu_ max_pasids(uint64_t smmu_base);</pre>	Returns the maximum PASID value supported by the SMMU controller. For SMMUv3, this value can be read from the IDR1 register.
		O is returned when PASID support is not detected. Non-zero is returned if maximum PASID value supported for the input SMMU.
pa2iova	uint64_t pal_smmu_ pa2iova(uint64 t	Converts physical address to I/O virtual address.
	SmmuBase, uint64_t Pa);	SmmuBase: physical address of the SMMU for conversion to virtual address.
		Pa: physical address to use in conversion.
		Returns 0 on success and 1 on failure.
smmu_disable	uint32_t pal_smmu_ disable(uint64 t	Globally disables the SMMU based on input base address.
	SmmuBase);	SmmuBase: physical address of the SMMU that needs to be globally disabled.
		Returns 0 for success and 1 for failure.
create_pasid_entry	uint32_t pal_ smmu create pasid	Prepares the SMMU page tables to support input PASID.
	entry(uint64_t smmu_base, uint32_t pasid);	smmu_base: physical address of the SMMU for which PASID support is needed.
		pasid: Process Address Space IDentifier.
		Returns 0 for success and 1 for failure.

4.2.8 Peripheral APIs

These functions abstract information that is specific to the peripherals in the system.

Table 4-8: Peripheral APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_peripheral_create_info_ table(PERIPHERAL_INFO_TABLE *per_ info_table);</pre>	Abstracts the steps to gather information on all the peripherals present in the system and fills the information in the per_info_table.
memory_create_info_table	<pre>void pal_memory_create_ info_table(MEMORY_INFO_TABLE *memoryInfoTable);</pre>	Fills in the MEMORY_INFO_TABLE with information about memory in the system. This is achieved by parsing the UEFI memory map. peripheralInfoTable : Address where the peripheral information must be filled. Returns none.
memory_ioremap	<pre>uint64_t pal_memory_ioremap(void *addr, uint32_t size, uint32_t attr);</pre>	Maps the memory region into the virtual address space. 64-bit address in virtual address space.
memory_unmap	<pre>void pal_memory_unmap(void *addr);</pre>	Unmaps the memory region which was mapped to the virtual address space.
memory_get_unpopulated_addr	<pre>uint64_t pal_memory_get_ unpopulated_addr(uint64_t *addr, uint32_t instance);</pre>	Returns the address of unpopulated memory of the requested instance from Grand Central Dispatch (GCD) memory map. addr: Address of the unpopulated memory. instance: Instance of memory. Returns 0 for success.

API name	Function prototype	Description
get_legacy_irq_map	<pre>uint32_t pal_pcie_get_legacy_ irq_map(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn, PERIPHERAL_IRQ_MAP *irq_map);</pre>	Returns the IRQ-mapping list for the legacy interrupts of a PCle endpoint device. A possible way of returning this information is to query the _PRT method of the device ACPI namespace.
		seg: PCI segment number
		bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		irq_map: Pointer to IRQ map structure
		The following are the return values:
		O: success. irq_map successfully retrieved in irq_map buffer.
		1: unable to access the PCI bridge device of the input PCI device
		2: unable to fetch the ACPI _PRT handle
		3: unable to access the ACPI _PRT object
		4: legacy interrupt out of range
is_device_behind_smmu	<pre>uint32_t pal_pcie_is_device_ behind_smmu(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t</pre>	Checks if a device with the input BDF is behind an SMMU. One way of confirming this in Linux is to check if the iommu_group value of this device is non-zero.
	fn);	1: device is behind SMMU
		0: device is not behind SMMU or SMMU is in bypass mode
get_root_port	<pre>uint32_t pal_pcie_get_root_port_ bdf(uint32_t *seg, uint32_t *bus, uint32_t *dev, uint32_t *func);</pre>	Returns the Bus, Device, and Function values of the Root Port of the device. The same function arguments are used to pass the input address of the device and also the output address of the Root Port.
		0: success
		1: input BDF device cannot be found
		2: Root Port for the input device cannot be determined.

API name	Function prototype	Description
get_device_type	<pre>uint32_t pal_pcie_get_device_ type(uint32_t seg, uint32_t bus, uint32 t dev, uint32 t fn);</pre>	Returns the PCle device type of the input BDF. O: Error: could not determine device structures
		1: normal PCle device
		2: PCle host bridge
		3: PCle bridge
get_snoop_bit	<pre>uint32_t pal_pcie_get_snoop_ bit(uint32_t seg, uint32_t bus, uint32 t dev, uint32 t fn);</pre>	Returns if the snoop capability is enabled for the input device.
	umose_s do:/, umose_s m,/	0: snoop capability is disabled
		1: snoop capability is enabled
		2: PCle device is not found
get_dma_support	<pre>uint32_t pal_pcie_get_dma_ support(uint32_t bus, uint32_t dev, uint32 t fn);</pre>	Returns if the PCIe device supports DMA capability or not.
	dev, uincsz_t in);	0: DMA capability is not supported
		1: DMA capability is supported
		2: PCIe device is not found
is_devicedma_64bit	uint32_t pal_pcie_is_devicedma_	Returns the DMA addressability of the device.
	64bit(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);	0: does not support 64-bit transfers
		1: supports 64-bit transfers
get_dma_coherent	<pre>uint32_t pal_pcie_get_dma_ coherent(uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Returns if the PCIe device supports coherent DMA.
		0: DMA coherence is not supported
		1: DMA coherence is supported
		2: PCle device is not found
is_pcie	<pre>uint32_t pal_peripheral_is_ pcie(uint32 t seg, uint32 t bus,</pre>	Checks if PCIe device is PCI Express capable.
	uint32_t dev, uint32_t fn);	0: Not PCle capable
		1: PCle capable



This data structure captures the information about USB, SATA, and UART controllers. Also, information about all the PCIe devices present in the system is saved. This includes information such as PCIe bus, device, function, the BAR addresses, the IRQ map, and the MSI vector list if MSI is enabled.

```
/**
@brief Summary of Peripherals in the system
**/
```

4.2.9 DMA APIs

These functions abstract information that is specific to DMA operations in the system.

Table 4-9: DMA APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_dma_create_ info_table(DMA_INFO_TABLE *dma_info_table);</pre>	Abstracts the steps to gather information on all the DMA-enabled controllers present in the system and fill the information in the dma_info_table.
start_from_device	<pre>uint32_t pal_dma_start_from_ device(void *dma_target_buf, uint32_t length,void *host, void *dev);</pre>	Abstracts the functionality of performing a DMA operation from the device to DDR memory. dma_target_buf is the target physical address in the memory where the DMA data is to be written. O: success. IMPLEMENTATION DEFINED: on error, the status is a non-zero value
start_to_device	<pre>uint32_t pal_dma_start_to_ device(void *dma_source_buf, uint32_t length, void *host, void *target, uint32_t timeout);</pre>	which is IMPLEMENTATION DEFINED. Abstracts the functionality of performing a DMA operation to the device from DDR memory. dma_source_buf: physical address in the memory where the DMA data is read from and has to be written to the device. O: success
		IMPLEMENATTION DEFINED: on error, the status is a non-zero value which is IMPLEMENATTION DEFINED.

API name	Function prototype	Description
mem_alloc	<pre>uint64_t pal_dma_mem_alloc(void **buffer, uint32_t length, void *dev, uint32_t flags);</pre>	Allocates contiguous memory for DMA operations. Supported values for flags are:
		1: DMA_COHERENT
		2: DMA_NOT_COHERENT
		dev is a void pointer which can be used by the PAL layer to get the context of the request. This is same value that is returned by PAL during info table creation.
		0: success.
		IMPLEMENTATION DEFINED: on error, the status is a non-zero value which is IMPLEMENTATION DEFINED.
scsi_get_dma_addr	<pre>void pal_dma_scsi_get_dma_ addr(void *port, void *dma_addr, uint32_t *dma_len);</pre>	This is a hook provided to extract the physical DMA address used by the DMA Requester for the last transaction. It is used by the test to verify if the address used by the DMA Requester was the same as the one allocated by the test.
mem_get_attrs	<pre>int pal_dma_mem_get_attrs(void *buf, uint32_t *attr, uint32_t *sh)</pre>	Returns the memory and Shareability attributes of the input address. The attributes are returned as per the MAIR definition in the Arm® ARM VMSA section.
		0: success.
		Non-zero: error, ignore the attribute and Shareability parameters.
dma_mem_free	<pre>void pal_dma_mem_free(void *buffer, addr_t mem_dma, unsigned int length, void *port, unsigned</pre>	Free the memory allocated by pal_dma_mem_alloc. buffer: memory mapped to the DMA that is to be freed
	int flags);	mem_dma: DMA address with respect to device
		length: size of the memory
		port: ATA port structure
		flags: Value can be DMA_COHERENT or DMA_NOT_COHERENT



This data structure captures the information about SATA or USB controllers which are DMA-enabled.

```
typedef struct {
  uint32 t num_dma_ctrls;
  DMA_INFO_BLOCK info[]; ///< Array of information blocks - per DMA
  controller
} DMA_INFO_TABLE;</pre>
```

This includes pointers to information such as port information and targets connected to the port. The present structures are defined only for SATA and USB. If other peripherals are to be supported, these structures must be enhanced.

```
/**
@brief DMA controllers info structure
**/
typedef enum {
DMA_TYPE_USB = 0x2000,
DMA_TYPE_SATA,
DMA_TYPE_SATA,
DMA_INFO_TYPE_e;

typedef struct {
DMA_INFO_TYPE_e type;
void *target; ///< The actual info stored in these pointers is implementation specific.
void *port;
void *host; ///< It will be used only by PAL. hence void.
uint32_t flags;
}DMA_INFO_BLOCK;</pre>
```

4.2.10 Exerciser APIs

These APIs abstract information specific to the operations of PCIe stimulus generation hardware.

Table 4-10: Exerciser APIs and descriptions

ADIN	· · · · · · · · · · · · · · · · · · ·	D 10
API Name	Function prototype	Description
set_param	<pre>uint32_t pal_exerciser_set_ param(EXERCISER_PARAM_TYPE type, uint64_t value1, uint64_t value2, uint32_t instance)</pre>	Writes the configuration parameters to the PCIe stimulus generation hardware indicated by the instance number. The supported configuration parameters include: 1 - SNOOP_ATTRIBUTES
		2 - LEGACY_IRQ
		3 - DMA_ATTRIBUTES
		4 - P2P_ATTRIBUTES
		5 - PASID_ATTRIBUTES
		6 - MSIX_ATTRIBUTES
		7 - CFG_TXN_ATTRIBUTES
		8 - ERROR_INJECT_TYPE
		value2 is an optional argument and must be ignored for some configuration parameters.
get_param	<pre>uint32_t pal_exerciser_get_ param(EXERCISER_PARAM_TYPE type, uint64_t *value1, uint64_t *value2, uint32_t instance)</pre>	Returns the requested configuration parameter values through 64-bit input arguments value1 and value2. The function returns a value of 1 to indicate read success and 0 to indicate read failure.

API Name	Function prototype	Description
set_state	<pre>uint32_t pal_exerciser_set_ state(EXERCISER_STATE state, uint64_t *value, uint32_t instance)</pre>	Sets the state of the PCIe stimulus generation hardware. The supported states include: 1 – RESET, hardware in reset state.
		2 – ON, this state is set after hardware is initialized and is ready to generate stimulus.
		3 – OFF, this state is set to indicate that hardware can no longer generate stimulus.
		4 – ERROR, this state is set to signal an error with hardware.
get_state	<pre>uint32_t pal_exerciser_get_ state(EXERCISER_STATE state, uint64_t *value, uint32_t instance)</pre>	Returns the state of the PCle stimulus generation hardware of the requested instance.
ops	<pre>uint32_t pal_exerciser_ops(EXERCISER_ OPS ops, uint64_t param, uint32_t instance)</pre>	Abstracts the steps to implement the requested operation on the PCle stimulus generation hardware. Following are the supported operations: 1 - START_DMA
		2 - GENERATE_MSI
		3 - GENERATE_L_INTR
		4 - MEM_READ
		5 - MEM_WRITE
		6 - CLEAR_INTR
		7 - PASID_TLP_START
		8 - PASID_TLP_STOP
		9 - TXN_NO_SNOOP_ENABLE
		10 - TXN_NO_SNOOP_DISABLE
		11 - START_TXN_MONITOR
		12 - STOP_TXN_MONITOR
		13 - ATS_TXN_REQ
		14 - INJECT_ERROR
get_data	<pre>uint32_t pal_exerciser_get_ data(EXERCISER_DATA_TYPE type, exerciser_data_t *data, uint32_t instance)</pre>	Returns either the configuration space or the BAR space information depending on the input argument type. The argument type can take one of the following two values: 1 - EXERCISER_DATA_CFG_SPACE
		2 - EXERCISER_DATA_BARO_SPACE

API Name	Function prototype	Description
is_bdf_exerciser	<pre>uint32_t pal_is_bdf_exerciser(uint32_ t bdf)</pre>	Checks if the device is an exerciser.
		Returns 1 if device is an exerciser, else 0.
get_ecsr_base	uint64_t pal_exerciser_get_ecsr_ base(uint32_t Bdf,uint32_t BarIndex)	Returns the ECSR base address of a particular BAR Index.
get_pcie_config_offset	uint64_t pal_exerciser_get_pcie_ config_offset(uint32_t Bdf)	Returns the configuration address of the given bdf.
start_dma_direction	uint32_t pal_exerciser_start_dma_ direction(uint64_t Base, EXERCISER_ DMA_ATTRDirection)	Triggers the DMA operation.
find_pcie_capability	<pre>uint32_t pal_exerciser_find_pcie_ capability(uint32_t ID, uint32_t Bdf, uint32_t Value, uint32_t *Offset)</pre>	Returns 0 if the PCI capability is found.
get_legacy_irq_map	uint32_t pal_exerciser_get_legacy_ irq_map(uint32_t Seg, uint32_t Bus, uint32_t Dev, uint32_t Fn, PERIPHERAL_IRQ_MAP *IrqMap)	Get legacy IRQ routing for a PCI device. seg: PCI segment number
	_ ~_ 1 11/	bus: PCI bus number
		dev: PCI device number
		fn: PCI function number
		irq_map pointer to IRQ map structure
		Returns IRQ routing map

4.2.11 Miscellaneous APIs

Miscellaneous APIs are described in the following table.

Table 4-11: Miscellaneous APIs and their descriptions

API name	Function prototype	Description
print	<pre>void pal_print(char *string, uint64_t data);</pre>	Sends a formatted string to the output console.
		string: An ASCII string.
		data: Data for the formatted output.
print_raw	<pre>void pal_print_raw(uint64_t addr, char *string, uint64_t data);</pre>	Sends a string to the output console without using the platform print function. This function gets COMM port address and directly writes to the address character by character.
		addr: Address to be written.
		string: An ASCII string.
		data: Data for the formatted output.

API name	Function prototype	Description
strncmp	<pre>uint32_t pal_strncmp (char *FirstString, char *SecondString, uint32 t Length);</pre>	Compares two strings. Returns zero if strings are identical, else a nonzero value.
		FirstString: The pointer to the first null-terminated ASCII string.
		SecondString: The pointer to the second null-terminated ASCII string.
		LengthThe maximum number of ASCII characters for comparison.
mmio_read	<pre>uint32 pal_mmio_read(uint64 addr);</pre>	Provides a single point of abstraction to read from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 32-bit data read from the input address
mmio_read8	<pre>pal_mmio_read8(uint64 addr);</pre>	Provides a single point of abstraction to read 8-bit data from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 8-bit data read from the input address
mmio_read16	<pre>pal_mmio_read16(uint64 addr);</pre>	Provides a single point of abstraction to read 16-bit data from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 16-bit data read from the input address
mmio_read64	<pre>pal_mmio_read64(uint64 addr);</pre>	Provides a single point of abstraction to read 64-bit data from all memory-mapped I/O addresses.
		addr: 64-bit input address
		return: 64-bit data read from the input address
mmio_write	<pre>void pal_mmio_write(unit64 addr,uint32 data);</pre>	Provides a single point of abstraction to write to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 32-bit data to write to address
mmio_write8	<pre>pal_mmio_write8(unit64 addr,uint8 data);</pre>	Provides a single point of abstraction to write 8-bit data to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 8-bit data to write to address

API name	Function prototype	Description
mmio_write16	<pre>pal_mmio_write16(unit64 addr,uint16 data);</pre>	Provides a single point of abstraction to write 16-bit data to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 16-bit data to write to address
mmio_write64	<pre>pal_mmio_write(unit64 addr,uint64 data);</pre>	Provides a single point of abstraction to write 64-bit data to all memory-mapped I/O addresses.
		addr: 64-bit input address
		data: 64-bit data to write to address
mem_free_shared	<pre>pal_mem_free_shared(void);</pre>	Frees the allocated shared memory region.
mem_get_shared_addr	<pre>pal_mem_get_shared_addr(void);</pre>	Returns the base address of the shared memory region to the VAL layer.
mem_alloc	<pre>void pal_mem_alloc(unsigned int size);</pre>	Allocates memory of the requested size.
		size: size of the memory region to be allocated
		Returns virtual address on success and null on failure.
mem_calloc	<pre>void * pal_mem_calloc(uint32_t num, uint32_t Size);</pre>	Allocates requested buffer size in bytes with zeros in a contiguous memory and returns the base address of the range.
mem_allocate_shared	<pre>pal_mem_allocate_shared (uint32_t num_ pe, uint32_t sizeofentry);</pre>	Allocates memory which is to be used to share data across PEs.
		num_pe: number of PEs in the system
		sizeofentry: size of memory region allocated to each PE
		Returns none.
mem_free	<pre>void pal_mem_free(void *buffer);</pre>	Frees the memory allocated by UEFI framework APIs.
		buffer: the base address of the memory range to be free
mem_cpy	<pre>void *pal_memcpy(void *dest_buffer, void *src_buffer, uint32_t len);:</pre>	Copies a source buffer to a destination buffer and returns the destination buffer.
	base address of the memory range to be freed	dest_buffer: pointer to the destination buffer of the memory copy
		<pre>src_buffer: pointer to the source buffer of the memory copy</pre>
		len: number of bytes to copy from source buffer to destination buffer
		Returns the destination buffer.

API name	Function prototype	Description
mem_compare	<pre>uint32 pal_mem_compare(void *src, void *dest, uint32 len);</pre>	Compares the contents of the source and destination buffers.
		src: base address of the memory, source buffer to be compared
		dest: destination buffer to be compared with
		len: length of the comparison to be performed
mem_alloc_cacheable	<pre>void pal_mem_alloc_cacheable(uint32_t bdf, uint32_t size, void *pa);</pre>	Allocates cacheable memory of the requested size.
		bdf: BDF of the requesting PCIe device
		size: size of the memory region to be allocated
		pa: physical address of the allocated memory
mem_free_cacheable	<pre>void pal_mem_free_cacheable(uint32_ t bdf, uint32_t size, void *va, void *pa);</pre>	Frees the cacheable memory allocated by Linux DMA Framework APIs.
	pa),	bdf: Bus, Device, and Function of the requesting PCIe device
		size: size of memory region to be freed
		va: virtual address of the memory to be freed
		pa: physical address of the memory to be freed
mem_virt_to_phys	<pre>void pal_mem_virt_to_phys(void *va);</pre>	Returns the physical address of the input virtual address.
		va: virtual address of the memory to be converted
		Returns the physical address.
time_delay_ms	<pre>uint64 pal_time_delay_ms (uint64 MicroSeconds);</pre>	Stalls the CPU for the specified number of microseconds.
	, ,	MicroSeconds: the minimum number of microseconds to be delayed
		Returns the value of the microseconds given as input.
mem_set	<pre>void pal_mem_set (void *buf, uint32 size, uint8 value);</pre>	A buffer with a known specified input value.
	Size, uinto value),	buf: pointer to the buffer to fill
		size: number of bytes in the buffer to fill
		value: value to fill the buffer with
page_size	<pre>uint32_t pal_mem_page_size();</pre>	Returns the memory page size (in bytes) used by the platform.
alloc_pages	<pre>void* pal_mem_alloc_pages (uint32 NumPages);</pre>	Allocates the requested number of memory pages.
free_pages	<pre>void pal_mem_free_pages (void *PageBase, uint32_t NumPages);</pre>	Frees pages as requested.

API name	Function prototype	Description
phys_to_virt	<pre>void* pal_mem_phys_to_virt (uint64_t Pa);</pre>	Returns the VA of the input PA. Pa: Physical Address of the memory to be converted.
		Returns the VA.
target_is_bm	<pre>uint32_t pal_target_is_bm()</pre>	Checks if the system information is passed using baremetal.
aligned_alloc	<pre>void *pal_aligned_alloc(uint32_t alignment, uint32 t size);</pre>	Allocates memory with the given alignment.
		alignment: Specifies the alignment.
		size: Requested memory allocation size.
		Returns pointer to the allocated memory with requested alignment.
mem_free_aligned	<pre>void pal_mem_free_aligned(void *buffer);</pre>	Frees the aligned memory allocated by aligned_alloc. Buffer: The base address of the aligned memory range.
mem_alloc_at_address	<pre>void *pal_mem_alloc_at_address(uint64_ t mem_base, uint64_t size);</pre>	Allocate memory in the given memory base.
mem_free_at_address	<pre>void pal_mem_free_at_address(uint64_t mem_base, uint64_t size);</pre>	Free the allocated memory in the given memory base.

4.2.12 NIST API

This API is used for randomness testing.

Table 4-12: NIST API and its description

API name	Function prototype	Description
generate_rng	uint32 pal_nist_generate_rng(UINT32 *rng_buffer);	Generates a 32-bit random number. rng_buffer: pointer to store the random data
		Returns success or failure.

4.2.13 PMU APIs

These APIs provide the information and functionality required by the test suite that accesses features of System PMU.

Table 4-13: PMU API and their descriptions

API name	Function prototype	Description
create_info_table		Abstracts the steps to gather information about system PMU in the platform and fills the PmuTable.
get_event_info	(PMU_EVENT_TYPE_e event_type, PMU_NODE_INFO_TYPE node_type);	Returns the IMPLEMENTATION DEFINED event ID based on the requested PMU event and PMU node type. The IMPLEMENTATION DEFINED event ID must be filled into event_list array at pal_pmu.c.

API name	Function prototype	Description
check_monitor_count_value	<pre>UINT32 pal_pmu_check_monitor_ count_value(UINT64 interface_ acpiid, UINT32 count_value, UINT32 eventid);</pre>	This API checks if the PMU monitor count value is valid.
generate_traffic	UINT32 pal_generate_ traffic(UINT64 interface_acpiid, UINT32 pmu_node_index, UINT32 mon_index, UINT32 eventid);	This API generates required workload for the given PMU node and event id.
get_multi_traffic_support	<pre>UINT32 pal_pmu_get_multi_ traffic_support_interface(UINT64 *interface_acpiid, UINT32 *num_ traffic_type_support);</pre>	This API returns the ACPI HID of the interface which supports multi traffic and number of multi traffic supported.

The following structures hold information about the system PMU.



4.2.14 RAS APIs

These APIs provide the information and functionality required by the test suite that accesses features of RAS.

Table 4-14: RAS APIs and their descriptions

API name	Function prototype	Description
ras_create_info_table		Abstracts the steps to gather information about RAS from AEST ACPI Table in the platform and fills the RasInfoTable.
	<pre>void pal_ras2_create_ info_table(RAS2_INFO_TABLE *ras2_info_table);</pre>	Abstracts the steps to gather information about RAS from RAS2 ACPI Table in the platform and fills the Ras2InfoTable.

API name	Function prototype	Description
setup_error	uint32_t pal_ras_setup_error(RAS_ ERR IN t in param, RAS ERR OUT t	Platform defined API to setup the error.
	*out_param);	in_param: Input parameters set from the test which are used to setup the error.
		out_param: Return values from the platform which are used in the test.
inject_error	uint32_t pal_ras_inject_error(RAS_ ERR IN t in param, RAS ERR OUT t	Platform defined API to inject the error.
	*out_param);	in_param: Input parameters set from the test which are used to setup the error.
		out_param: Return values from the platform which are used in the test.
wait_timeout	<pre>void pal_ras_wait_timeout(uint32_t count);</pre>	Platform defined API to wait for a timeout.
		count: Multiplier for timeout_small/medium.
check_plat_poison_support	uint32_tpal_ras_check_ plat_poison_support()	Returns the Poison storage and forwarding support capability in the platform.
		O: Poison storage and forwarding not supported.
		1: Poison storage and forwarding supported.

The following enumerator holds the RAS node types:

```
typedef enum {
  NODE TYPE PE = 0x0,
  NODE TYPE MC = 0x1,
  NODE TYPE SMMU = 0x2,
  NODE TYPE VDR = 0x3,
  NODE TYPE GIC = 0x4,
  NODE TYPE LAST ENTRY
} RAS NODE TYPE e;
```

• The following structures hold information about each RAS node.



```
typedef enum {
  RAS_INTF_TYPE_SYS_REG,
                                 /* System register RAS node interface
 type */
RAS_INTF_TYPE_MMIO
                                 /* MMIO RAS node interface type */
} RAS NODE INTF TYPE;
typedef struct {
  UINT32 processor_id;
 UINT32 resource_type;
UINT32 flags;
UINT64 affinity;
UINT64 res_specific_data; /* Resource Specific Data */
} RAS_NODE_PE_DATA;
typedef struct {
  UINT32 proximity_domain;
} RAS_NODE_MC_DATA;
typedef struct {
  RAS NODE_INTF_TYPE intf_type; /* Interface Type */
UINT32 flags;
 UINT64 base addr;
                                       /* Base address to MMIO region,
valid for MMI\overline{O} intf type */
```

Copyright @ 2016–2023 Arm Limited (or its affiliates). All rights reserved. Non-Confidential

```
/* Start Record Index */
  UINT32 start rec index;
  UINT32 num err rec;
                                            /* Number of error records
 (implemented & unimplemented) */
 UINT64 err_rec_implement;
implemented */
                                           /* bitmap of error records
  UINT64 err status reporting; /* bitmap indicates which error
 records within this error
                                                node support error status
 reporting using ERRGSR */
 UINT64 addressing_mode; /*
ERR<n>ADDR field of error records */
                                            /* bitmap based policy for
} RAS INTERFACE INFO;
typedef struct {
  UINT32 type;
  UINT32 flag;
  UINT32 gsiv;
UINT32 its_grp_id;
} RAS INTERRUPT INFO;
typedef union {
  RAS NODE PE DATA
                            pe:
  RAS_NODE_MC_DATA
                            mc;
} RAS NODE DATA;
typedef struct {
                            cype;
length;
                                                   /* Node Type PE/GIC/SMMU */
/* Length of the Node */
  RAS_NODE_TYPE_e
                           type;
  UINT16
                          num intr entries; /* Number of Interrupt Entry
  UINT64
  RAS_NODE_DATA node_data; /* Node Specific Data */
RAS_INTERFACE_INFO intf_info; /* Node Interface Info */
RAS_INTERRUPT_INFO intr_info[2]; /* Node Interrupt Info */
RAS_NODE INFO;
typedef struct {
UINT32 num_nodes; /* Number of total RAS Nodes */
UINT32 num_pe_node; /* Number of PE RAS Nodes */
UINT32 num_mc_node; /* Number of Memory Controller Nodes */
RAS_NODE_INFO_node[]; /* Array of RAS nodes */
} RAS_INFO_TABLE;
typedef enum {
RAS2_TYPE_MEMORY = 0 /* RAS2 memory feature type*/
} RAS2_FEAT_TYPE;
typedef struct {
  UINT32 proximity domain;
                                          /* Proximity domain of the memory
 UINT32 patrol scrub support; /* Patrol srub support flag */
} RAS2 MEM INFO;
typedef union {
RAS2_MEM_INFO mem_feat_info; /* Memory feature specific info */
RAS2_BLOCK_INFO;
typedef struct {
  RAS2 FEAT_TYPE type; /* RAS2 feat
RAS2 BLOCK INFO block info; /* RAS2 block info */
                                                       /* RAS2 feature type*/
} RAS2 BLOCK;
typedef struct {
  UINT32 num_all_block;
                                     /* Number of RAS2 feature blocks */
  UINT32 num_of_mem_block;
                                      /* Number of memory feature blocks */
  RAS2 BLOCK blocks[];
} RAS2 INFO TABLE;
```

4.2.15 MPAM APIs

These APIs provide the information and functionality required by the test suite that accesses features of MPAM and other information to verify it.

Table 4-15: MPAM APIs and their descriptions

API name	Function prototype	Description
create_info_table	<pre>void pal_mpam_create_info_table(MPAM_INFO_ TABLE *MpamTable);</pre>	Abstracts the steps to gather information about MPAM in the platform and fills the MpamTable.
create_info_table	<pre>void pal_hmat_create_info_table(HMAT_INFO_ TABLE *HmatTable);</pre>	Abstracts the steps to gather information about memory attributes in the platform and fills the HmatTable.
create_info_table	<pre>void pal_srat_create_info_table(SRAT_INFO_ TABLE * SratTable);</pre>	Abstracts the steps to gather information about memory range in the platform and fills the SratTable.
create_info_table	<pre>void pal_cache_create_info_table(CACHE_INFO_ TABLE *CacheTable, PE_INFO_TABLE *PeTable);</pre>	Abstracts the steps to gather information about Caches in the platform and fills the CacheTable.

• The following structures hold information about the cache information platform.

```
/*only the fields and flags required by ACS are parsed from ACPI
PPTT table*/
/*Cache flags indicate validity of cache info provided by PPTT
Table*/
typedef struct {
 UINT32 size_property_valid;
 UINT32 cache_type_valid;
UINT32 cache_id_valid;
} CACHE FLAGS;
/* Since most of platform doesn't support cache id field (ACPI
 6.4+), ACS uses PPTT offset as key
  to uniquely identify a cache, In future once platforms align with
ACPI 6.4+ my offset member
  might be removed from cache entry*/
typedef struct {
  CACHE FLAGS flags;
                            /* Cache flags */
 UINT32 my_offset;
                           /* Cache PPTT structure offset */
 UINT32 next level index; /* Index of next level cache entry in
CACHE_INFO_TABLE *7
UINT32 size;
                            /* Size of the cache in bytes */
 UINT32 cache id;
                            /* Unique, non-zero identifier for this
cache */
 UINT32 is_private;
                           /* Field indicate whether cache is
private */
 UINT8 cache_type;
                           /* Cache type */
} CACHE INFO ENTRY;
typedef struct {
 UINT32 num of cache;
                                 /* Total of number of cache info
entries */
 CACHE INFO ENTRY cache info[]; /* Array of cache info entries */
} CACHE INFO TABLE;
```



The following structures hold memory attribute information about the platform.

```
typedef struct {
  uint32 t mem_prox_domain; /* Proximity domain of the memory
  region*7
  uint64_t write bw; /* Maximum write bandwidth */
  uint64_t read bw; /* Maximum read bandwidth */
} HMAT BW ENTRY;
```

```
typedef struct {
  uint32_t num_of_mem_prox_domain; /* Number of Memory Proximity
  Domains */
  HMAT_BW_ENTRY bw_info[]; /* Array of bandwidth info based
  on proximity domain */
} HMAT_INFO_TABLE;
```

• The following structures hold the memory range information and GICC affinity structure information about the platform.

```
typedef enum {
SRAT NODE MEM AFF = 0 \times 01,
SRAT_NODE_GICC AFF = 0 \times 03
} SRAT NODE TYPE e;
/**@brief SRAT GICC Affinity Structure**/
typedef struct {
uint32_t prox_domain;
                              /* Proximity domain*/
uint32_t proc_uid;
uint32_t flags;
uint32_t clk_domain;
                              /* ACPI Processor UID */
/* Flags*/
                               /* Clock Domain*/
} SRAT GICC AFF ENTRY;
/**@brief SRAT Memory Affinity Structure**/
typedef struct {
uint32_t prox_domain;
uint32_t flags;
                              /* Proximity domain */
                              /* flags */
                              /* mem range address base */
uint64_t addr_base;
uint64_t addr_len;
} SRAT_MEM_AFF_ENTRY;
                              /* mem range address len */
typedef union {
SRAT MEM AFF ENTRY mem aff;
SRAT GICC AFF ENTRY gicc aff;
} SRĀT NODE INFO;
typedef struct {
uint32_t node_type; /* Node type*/
SRAT_NODE_INFO_node_data;
} SRAT_INFO_ENTRY;
typedef struct {
uint32_t num_of_srat_entries;
uint32_t num_of_mem_ranges;
SRAT INFO ENTRY srat_info[];
} SRAT INFO TABLE;
```

The following structures hold information about MPAM in the platform.

```
/*MPAM resource Node*/
typedef struct {
  uint8_t ris_index;
  uint8_t locator_type; /* Identifies location of this resource */
  uint6_t descriptor1; /* Primary acpi description of location */
  uint32_t descriptor2; /* Secondary acpi description of location
  */
} MPAM_RESOURCE_NODE;

/*MPAM MSC Node*/

typedef struct {
  uint6_t t msc_base_addr; /* base addr of mem-map MSC reg */
  uint32_t msc_addr_len; /* MSC mem map size */
  uint32_t max_nrdy; /* max time in microseconds that MSC not ready after config change */
  uint32_t rsrc_count; /* number of resource nodes */
  MPAM_RESOURCE_NODE rsrc_node[]; /* Details of resource node */
```

Appendix A NIST Statistical Test Suite

This appendix describes the integration of NIST Statistical Test Suite with SBSA ACS.

A.1 NIST Statistical Test Suite

Randomness testing plays a fundamental role in many areas of computer science, especially cryptography. Well-designed cryptographic primitives like hash functions and stream ciphers should produce pseudorandom data.

The outputs of such generators may be used in cryptographic applications like generation of key material. Generators suitable for use in cryptographic applications must meet stronger requirements than for other applications. In particular, their outputs must be unpredictable in the absence of knowledge of the inputs.

Statistical test suites

Randomness testing is performed using test suites consisting of many tests, each focusing on a different feature. These tests can be used as the first steps in determining if a generator is suitable for a particular cryptographic application.

SBSA ACS with NIST STS

There are five well-known statistical test suites namely NIST Statistical Test Suite (STS), Diehard, TestU01, ENT, and CryptX. Only the first three test suites are commonly used for the randomness analysis because CryptX is a commercial software and ENT provides only basic randomness testing. Since NIST STS has a special position for being published as an official document, it is often used in the preparation of formal certifications or approvals.

Building NIST STS with SBSA ACS

To build NIST STS with SBSA ACS, NIST STS 2.1.2 package is required and downloaded automatically as part of the build process.

See the updated version of the NIST STS tool for randomness testing documentation. The reason for the update is, the original source code provided with NIST does not compile cleanly in UEFI because it does not provide erf() and erfc() functions in the standard math library. Implementation of these functions has been added as part of SBSA VAL and a patch file is created.

Running NIST STS with SBSA ACS

For information on running NIST STS, see the Arm® SBSA NIST User Guide. For details about NIST STS, see A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications.

Interpreting the results

The final analysis report is generated after the statistical testing is complete. It contains a summary of empirical results that are displayed on the console. A test is unsuccessful when P-value < 0.01. Then the sequence under test should be considered as non-random.

The minimum pass rate for each statistical test except for the random excursion (variant) test is approximately 8 for a sample size of ten binary sequences. The minimum pass rate for the random excursion (variant) test is undefined.



For SBSA compliance, passing NIST STS is optional.

Appendix B Revisions

This appendix describes the technical changes between released issues of this book.

B.1 Revisions

The following tables describe the changes between different issues of this document.

Table B-1: Differences between Issue E and Issue 0200-01

Change	Location
Information about exerciser is added.	See the following sections:
	2.3 Compliance tests on page 12.
	3.2 Test build and execution flow on page 24.
	• 4.2.1 API naming convention on page 27.
	• 4.2.10 Exerciser APIs on page 45.

Table B-2: Differences between Issue 0200-01 and Issue 0200-02

Change	Location
A note about exerciser is added.	See 2.3 Compliance tests on page 12.
pal_baremetal folder is added to the directory structure.	See 3.2 Test build and execution flow on page 24.
Added a note about PAL bare-metal reference code.	See 4.1 Overview of PAL API on page 27.

Table B-3: Differences between Issue 0200-02 and Issue 0200-03

Change	Location
No technical changes.	-

Table B-4: Differences between Issue 0200-03 and Issue 0200-04

Change	Location
A new section about exerciser is added.	See 2.5 Exerciser on page 17.
NIST STS information is updated in these topics.	See
	• 2.3 Compliance tests on page 12.
	• 3.2 Test build and execution flow on page 24.
	• 4.2 PAL API definitions on page 27.
APIs are added in all the modules.	See 4.2 PAL API definitions on page 27.
A new appendix about NIST STS is added.	See A. NIST Statistical Test Suite on page 58.

Table B-5: Differences between Issue 0200-04 and Issue 0300-01

Change	Location
A new section about GIC ITS is added.	See 2.6 GIC ITS on page 20.
GIC ITS PAL APIs are added to GIC APIs section.	See 4.2.3 GIC APIs on page 29.
SBSA ACS directory structure is updated.	See 3.2.1 Source code directory on page 24.

Change	Location
read_cfg and write_cfg APIs in the PCIe APIs table are updated.	See 4.2.5 PCle APIs on page 31.
New configuration parameters are added to the Exerciser APIs set_param and ops.	See 4.2.10 Exerciser APIs on page 45.
New APIs are added to Miscellaneous APIs section.	See 4.2.11 Miscellaneous APIs on page 47.

Table B-6: Differences between Issue 0300-01 and Issue 0700-00

Change	Location
Updated the SBSA ACS directory structure.	See 3.2.1 Source code directory on page 24.
Added a new section for PMU event test suite.	See 2.4.3 PMU event test suite on page 15.
Added new APIs.	See:
	• 4.2.13 PMU APIs on page 51
	• 4.2.14 RAS APIs on page 52
	4.2.15 MPAM APIs on page 54
Updated the following sections:	See:
Abbreviations	2.1 Abbreviations on page 11
Compliance tests	2.3 Compliance tests on page 12
Test platform abstraction	2.7 Test platform abstraction on page 21
Building the tests	3.2.2 Building the tests on page 26
API naming convention	4.2.1 API naming convention on page 27

Table B-7: Differences between Issue 0302-01 and Issue 0601-01

Change	Location
Added an abbreviation for HVC	See 2.1 Abbreviations on page 11
Enhancement changes	Applicable sections.

Table B-8: Differences between Issue 0700-00 and Issue 0701-01

Change	Location
Updated abbreviations table.	See 2.1 Abbreviations on page 11
Added memory to the compliance test components.	See:
	• 2.3 Compliance tests on page 12
	• 2.7 Test platform abstraction on page 21
Added baremetal_app and prebuilt_images folders to the directory structure.	See 3.2.1 Source code directory on page 24
Updated supported configuration parameters for set_param and ops.	See 4.2.10 Exerciser APIs on page 45
Added new APIs in PMU API.	See 4.2.13 PMU APIs on page 51
Updated RAS APIs.	See 4.2.14 RAS APIs on page 52
Updated information structures.	See:
	• 4.2.2 PE APIs on page 28
	• 4.2.6 IO-Virt APIs on page 37
	• 4.2.14 RAS APIs on page 52
	• 4.2.15 MPAM APIs on page 54

Table B-9: Differences between Issue 0701-01 and Issue 0701-02

Change	Location
Updated the Figure 2-1: Layered software stack	See 2.4 Layered software stack on page 13
Updated PAL API's to PE, PCIe and Miscellaneous modules	See:
	• 4.2.2 PE APIs on page 28
	4.2.5 PCle APIs on page 31
	4.2.11 Miscellaneous APIs on page 47