




Arm® SBSA Architecture Compliance

Revision: r7p2

Test Scenario

Non-Confidential
Copyright © 2018 - 2025 (or its affiliates).
All rights reserved.

Issue 0701-07
ARM040-1254092399-18808



Arm SBSA Test Scenario Document

Copyright © 2018 - 2025 (or its affiliates). All rights reserved.

Release information

Document history

Issue	Date	Confidentiality	Change
02	05 May 2018	Non-Confidential	Changes for REL 1.0
03	20 March 2020	Non-Confidential	Changes for REL 2.3 and REL 2.4
04	30 September 2020	Non-Confidential	Changes for REL 3.0
05	27 September 2021	Non-Confidential	Changes for REL 3.1
06	20 October 2022	Non-Confidential	Changes for REL 6.1
0700-00	15 June 2022	Non-Confidential	REL 7.0 ALPHA release
0701-01	16 January 2023	Non-Confidential	REL 7.1 BETA-0 release
0701-02	28 March 2023	Non-Confidential	REL 7.1.1 BETA-1 release
0701-03	29 June 2023	Non-Confidential	REL 7.1.2 EAC release
0701-04	29 March 2024	Non-Confidential	REL 7.2.0 BETA release
0701-05	20 October 2024	Non-Confidential	REL 7.2.1 release
0701-06	31 March 2025	Non-Confidential	REL 7.2.2 EAC release

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third-party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such

export laws. Use of the word “partner” in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2018 - 2025 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is for a final product, that is for a developed product.

Progressive terminology commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used terms that can be offensive. Arm strives to lead the industry and create change.

This document includes terms that can be offensive. We will replace these terms in a future issue of this document. If you find offensive terms in this document, please email terms@arm.com.

Web Address

www.arm.com

Contents

1 Introduction	5
1.1 Product revision status	5
1.2 Intended audience.....	5
1.3 Conventions.....	5
1.3.1 Glossary.....	5
1.3.2 Typographical Conventions	6
1.4 Useful resources.....	6
1.5 Feedback	7
1.5.1 Feedback on this product	7
1.5.2 Feedback on content	7
2 Arm Server Base System Architecture	8
2.1 SBSA ACS.....	8
2.2 PE	9
2.3 Memory Map.....	17
2.4 GIC	17
2.5 SMMU	18
2.6 Timer	21
2.7 Peripheral	21
2.8 Watchdog.....	22
2.9 PCIe	22
2.9 RAS	37
2.10 PMU	41
2.11 MPAM	57
2.12 GPU	61
2.13 ETE	63
Appendix A Revisions	66

1 Introduction

1.1 Product revision status

The *rm**pn* identifier indicates the revision status of the product described in this book, for example, r1p2, where:

rm Identifies the major revision of the product, for example, r1.

pn Identifies the minor revision or modification status of the product, for example, p2.

1.2 Intended audience

This document is for engineers who are verifying an implementation of Arm® Server Base System Architecture 7.1.

1.3 Conventions

The following subsections describe conventions used in Arm documents.

1.3.1 Glossary

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: <https://developer.arm.com/glossary>.

1.3.2 Typographical Conventions

Convention	Use
<i>italic</i>	Introduces citations.
bold	Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.
monospace	Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace bold	Denotes language keywords when used outside example code.
monospace <u>underline</u>	Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example: <code>MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2></code>
SMALL CAPITALS	Used in body text for a few terms that have specific technical meanings, that are defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

1.4 Useful resources

This document contains information that is specific to this product. See the following resources for other relevant information.

- Arm Non-Confidential documents are available on developer.arm.com/documentation. Each document link in the tables below provides direct access to the online version of the document.
- Arm Confidential documents are available to licensees only through the product package.

Arm products	Document ID	Confidentiality
Arm® Server Base System Architecture 7.2	DEN0029I	Non-Confidential
Arm® Architecture Reference Manual Armv8, for Armv8-A Architecture	ARM DDI 0487H.a	Non-Confidential
Arm® System Memory Management Unit Architecture Specification	IHI0070	Non-Confidential
Arm® Architecture Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for A-profile architecture	DDI0598	Non-Confidential
Arm® CoreSight Performance Monitoring Unit Architecture	IHI0091	Non-Confidential
Arm® Reliability, Availability and Serviceability (RAS) specification, for A-profile architecture	DDI0587	Non-Confidential

Non-Arm resources	Document ID	Confidentiality
<i>PCI Express Base Specification Revision 6.0, Version 1.0</i>	NA	Non-Confidential

1.5 Feedback

Arm welcomes feedback on this product and its documentation.

1.5.1 Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

1.5.2 Feedback on content

If you have comments on content, send an email to support-systemready-accs@arm.com and give:

- The title Arm Base System Architecture Scenario.
- The number ARM040-1254092399-18808
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.
- Arm also welcomes general suggestions for additions and improvements.

2 Arm Server Base System Architecture

The SBSA specifies a hardware system architecture that is based on Arm 64-bit architecture. The server system software such as operating systems, hypervisors, and firmware can rely on this architecture. It addresses PE features and key aspects of system architecture.

The primary goal is to ensure enough standard system architecture to enable a suitably built single OS image to run on all the hardware compliant with this specification. A driver-based model for advanced platform capabilities beyond basic system configuration and boot are required. However, that is outside the scope of this document. Fully discoverable and describable peripherals aid the implementation of such a driver model.

SBSA also specifies features that firmware can rely on, allowing for some commonality in firmware implementation across platforms.

2.1 SBSA ACS

The tests are divided into a hierarchy of subcategories depending on the runtime environment and the component submodules that are required for achieving the verification. The top level of the hierarchy is consistent with the target hardware subsystem which is validated by the test.

These are compliance level 3 to compliance level 7 as per SBSA specification version 7.2. A test may check for different parameters of the hardware subsystem based on the level of compliance requested.

SBSA compliance also require system to be complaint with BSA specification. Please refer https://github.com/ARM-software/bsa-acs/blob/main/docs/Arm_Base_System_Architecture_Scenario_ES.pdf for BSA tests.

The tests are classified as:

- PE
- Memory Map
- GIC
- SMMU
- Timer
- Watchdog
- PCIe
- RAS
- PMU
- MPAM
- GPU
- ETE

2.2 PE

Test number	Rule ID	Level	Rule	Algorithm
23	S_L3PE_01	L3	PEs must support 4KB and 64KB translation granules at stage 1 and stage 2.	<p>For PE implementation before Armv8.5,</p> <ol style="list-style-type: none"> 1. ID_AA64MMFR0_EL1 bits [43:36] should be RES0. 2. TGran4 and TGran64 fields of ID_AA64MMFR0_EL1 register should read zero. <p>For PE implementation Armv8.5 and after,</p> <ol style="list-style-type: none"> 1. ID_AA64MMFR0_EL1 bits [43:36] should not be 0. 2. In ID_AA64MMFR0_EL1 register, TGran4 field of should read 0 or 0b0001 and TGran64 should read 0. 3. In ID_AA64MMFR0_EL1 register, TGran4_2 field of should read 0b0010 or 0b0011 and TGran64_2 should read 0b0010
24	S_L3PE_02	L3	PEs must implement 16-bit ASID support	CPU system register field ID_AA64MMFR0_EL1.ASIDBits must read b0010.
25	S_L3PE_03	L3	PEs must implement AArch64 at all implemented Exception levels	CPU system register ID_AA64PFR0_EL1 fields EL0, EL1, EL2 and EL3 must read non-zero value.
26	S_L3PE_04	L3	Server base systems that make use of FEAT_LPA must provide a mode where the memory map is wholly contained inside 2 ⁴⁸ bytes (256TB). This is required to support operating systems that do not use the 64KB granule.	<p>Check for FEAT_LPA presence, CPU System register ID_AA64MMFR0_EL1 bits [3:0] must read b0110.</p> <p>If FEAT_LPA is implemented, then all peripheral addresses should be contained inside 2⁴⁸ memory map</p>
27	S_L4PE_01	L4	All PEs must implement the RAS extension that is introduced in Armv8.2. See FEAT_RAS in [2].	CPU system register field ID_AA64PFR0_EL1.RAS must read a non-zero value.
28	S_L4PE_02	L4	If the system contains persistent memory that is exposed to the OS, all PEs must support the clean to point of persistence instruction (DC CVAP). The instruction must be able to perform a clean to the point of persistence for all memory that is exposed as persistent memory to the OS	<p>Check whether persistent memory exists in the system from using UEFI GetMemoryMap() service.</p> <p>If present, CPU System register field ID_AA64ISAR1_EL1.DPB must read b0001 or b0010 indicating DC CVAP instruction support.</p>
29	S_L4PE_03	L4	All PEs must implement FEAT_VMID16	CPU system register field ID_AA64MMFR1_EL1.VMIDBits must read b0010.

Test number	Rule ID	Level	Rule	Algorithm
30	S_L4PE_04	L4	All PEs must implement FEAT_VHE	CPU system register field ID_AA64MMFR1_EL1.VH must read b0001.
31	S_L5PE_01	L5	All PEs must support changing of translation table mapping size (FEAT_BBM) using the Level 1 or Level 2 solution that is proposed in the Armv8.4 extension. Arm recommends Level 2. See Section 1.5.3 for the equivalent requirements for the SMMU.	CPU system register field ID_AA64MMFR2_EL1.BBM must read b0001 or b0010.
32	S_L5PE_02	L5	All PEs must implement address authentication using the standard algorithm that is defined by the Arm architecture [2], as indicated by ID_AA64ISAR1_EL1.APA. See FEAT_PAuth in [2].	CPU system register field ID_AA64ISAR1_EL1.APA must read a non-zero value.
	S_L5PE_03	L5	PEs that are based on Armv8.4 must implement the requirements of the CS-BSA combination C [8].	Not Implemented CS-BSA is entirely new ACS for ARM CoreSight and not included with current release.
33	S_L5PE_04	L5	All PEs must implement the Activity Monitors Extension (AMU).	CPU system register field ID_AA64PFR0_EL1.AMU must read non-zero value
34	S_L5PE_05	L5	Where export control allows, all PEs must implement cryptography support for SHA3 and SHA512. See FEAT_SHA3 and FEAT_SHA512 in [2]	CPU system register ID_AA64ISAR0_EL1, SHA3 field must read b0001 and SHA2 field must read b0010 for all the PEs.
35	S_L5PE_06	L5	All PEs must provide support for stage 2 control of memory types and cacheability, as introduced by the Armv8.4 extensions. See FEAT_S2FWB in [2].	CPU system register field ID_AA64MMFR2_EL1.FWB must read b0001.
36	S_L5PE_07	L5	All PEs must implement enhanced nested virtualization, that is provided by HCR_EL2.NV2 and the VNCR_EL2 register. See FEAT_NV2 in [2].	CPU system register field ID_AA64MMFR2_EL1.NV must read b0010.

Test number	Rule ID	Level	Rule	Algorithm
	S_MPAM_PE	L5	<p>Implementation of the MPAM extension (FEAT_MPAM) is OPTIONAL, however if implemented, the following minimal requirements must be met by the implementation:</p> <ul style="list-style-type: none"> • provide a minimum of 16 physical partition IDs. • provide virtualization support with a minimal of 8 virtual partition IDs. • provide a minimal of 2 performance monitor groups. • provide cache portion partitioning in the last level cache. 	<p>Check for FEAT_MPAM implementation, CPU System register field ID_AA64PFR0_EL1.MPAM > 0 or ID_AA64PFR1_EL1.MPAM_frac > 0</p> <p>If implemented then following conditions needs to be met,</p> <ol style="list-style-type: none"> 1. CPU System register MPAMIDR_EL1, field PARTID_MAX >= 16 2. CPU System register MPAMIDR_EL1, field HAS_HCR = 1 3. CPU System register MPAMIDR_EL1, field VPMR_MAX > 0 4. CPU System register MPAMIDR_EL1, field PMG_MAX >= 2 5. For Last level cache reported by PPTT ACPI Table, the memory mapped register field MPAMF_IDR.HAS_CPOR_PART of corresponding MSC node in MPAM ACPI table must read b1.

Test number	Rule ID	Level	Rule	Algorithm
MTE Linux test	B_PE_16	L6	<p>If FEAT_MTE (Memory Tagging Extension), is implemented,</p> <ul style="list-style-type: none"> • The implementation can be full including instructions and checks, or just provide support for the instructions. • All general-purpose volatile host DRAM that can be used by an operating system for applications must support memory tagging. • Dedicated memories for accelerators, or remote memory, or non-volatile memory do not need to support it. Firmware tables will indicate the memory ranges to the OS. 	<p>Check for FEAT_MTE implementation,</p> <p>If implemented, test for memory tagging,</p> <ol style="list-style-type: none"> 1. Enable the tagged address ABI, synchronous or asynchronous MTE tag check fault using prctl() call. 2. Allocate a page of memory with MTE enabled using mmap() and mprotect() calls. 3. Insert a randomly generated logical tag to pointer to the memory allocated above using IRG instruction. 4. Set same allocation tag to first 16 byte of memory using STG instruction. 5. Call fork () to create a child process and in child process do a memory access to any byte in next 16-byte granule using same pointer that is tagged in step 3 6. Due to mismatch in allocation and logical tag, the access made in step 5, the child process should exit with SIGSEGV exception if MTE is enabled correctly. 5. Test is PASSED if parent process sees child process exited with SIGSEGV else the test is FAILED.
37	B_PE_17	L6	If PEs implement the Scalable Vector Extension (SVE) and the Statistical Profiling Extension (SPE), the PEs must implement FEAT_SPEv1p1.	If ID_AA64PFR0_EL1.SVE is implemented, then ID_AA64DFR0_EL1.PMSVer must be supported.
38	S_L6PE_02	L6	PEs must provide support for Branch Target Identification. Support is indicated by register ID_AA64PFR1_EL1.BT==b0001. See FEAT_BT1 in [2].	CPU system register field ID_AA64PFR1_EL1.BT must read b0001.
39	S_L6PE_03	L6	PEs must protect against timing faults being used to guess translation table mappings by implementing the TCR_EL1.EOPD0 and TCR_EL1.EOPD1 controls, and the same in TCR_EL2. See FEAT_EOPD in [2]. Support is indicated by ID register ID_AA64MMFR2_EL1.EOPD==b0001	CPU system register field ID_AA64MMFR2_EL1.EOPD must read b0001.
40	S_L6PE_04	L6	All PEs must implement FEAT_PMUv3p5 [2].	CPU system register field ID_AA64DFR0_EL1.PMUVer field >= 6 and !=0xF.
41	S_L6PE_05	L6	Hardware updates to Access flag and Dirty state in translation tables, as indicated by ID_AA64MMFR1_EL1.HAFDBS = 0b0010, must be supported. See FEAT_HAFDBS in [2].	CPU system register field ID_AA64MMFR1_EL1.HAFDBS must read b0010.

Test number	Rule ID	Level	Rule	Algorithm
42	S_L6PE_06	L6	PEs must provide support for enhanced virtualization traps as indicated by ID_AA64MMFR2_EL1.EVT==b0010. See FEAT_EVT in [2].	CPU system register field ID_AA64MMFR2_EL1.EVT must read b0010.
43	B_SEC_01	L6	PEs must implement the restrictions on speculation that are introduced in the Arm v8.5 extensions to the Arm architecture and SCXTNUM_ELx registers as indicated by ID_AA64PFR0_EL1.CSV2==b0010 and ID_AA64PFR0_EL1.CSV3==b0001. See FEAT_CSV2 and FEAT_CSV3.	ID_AA64PFR0_EL1.CSV2 and ID_AA64PFR0_EL1.CSV3 must be supported.
44	B_SEC_02	L6	PEs implement the PSTATE/CPSR SSBS (Speculative Store Bypass Safe) bit and the instructions to manipulate it. See FEAT_SSBS. This is identified by ID_AA64PFR1_EL1.SSBS==b0010	ID_AA64PFR1_EL1.SSBS must be supported
45	B_SEC_03	L6	PEs implement the CSDB, SSBB, and PSSBB barriers.	ID_AA64PFR1_EL1.SSBS must be supported.
46	B_SEC_04	L6	PEs implement the FEAT_SB. This is indicated by ID_AA64ISAR1_EL1.SB==b0001.	ID_AA64ISAR1_EL1.SB must be supported.
47	B_SEC_05	L6	PEs implement the CFP RCTX, DVP RCTX, CPP RCTX instructions to restrict use of information gathered through control flow, data value prediction, or cache prefetch prediction, from affecting speculative execution. See the FEAT_SPECRES. Support for the instructions is indicated by ID_AA64ISAR1_EL1.SPECRES==b0 001.	ID_AA64ISAR1_EL1.SPECRES must be supported.
48	S_L7PE_01	L7	PEs must implement fine grained trap support as indicated by ID_AA64MMFR0_EL1.FGT== b0001. See FEAT_FGT.	CPU System register field ID_AA64MMFR0_EL1.FGT must read b0001.
49	S_L7PE_02	L7	PEs must implement the enhanced counter virtualization functionality as indicated by ID_AA64MMFR0_EL1.ECV == b0010. See FEAT_ECV.	CPU System register field ID_AA64MMFR0_EL1.ECV must read b0010.
51	S_L7PE_04	L7	PEs must implement the Advanced SIMD Int8 matrix multiply extension as indicated by: ID_AA64ISAR1_EL1.I8MM == b0001. See FEAT_I8MM.	CPU System register field ID_AA64ISAR1_EL1.I8MM must read b0001.
52	S_L7PE_05	L7	PEs must implement the BFLOAT16 extension. See FEAT_BF16.	CPU System register field ID_AA64ISAR1_EL1.BF16 must read b0001.
53	S_L7PE_06	L7	PEs must implement the EnhancedPAC2 and FPAC extensions as indicated by ID_AA64ISAR1_EL1.APA == b0101. See FEAT_PAuth2.	CPU System register field ID_AA64ISAR1_EL1.APA must read b0101.

Test number	Rule ID	Level	Rule	Algorithm
54	S_L7PE_07	L7	Support for SVE is OPTIONAL. Where implemented, PEs must implement the SVE Int8 matrix multiply extension as indicated by ID_AA64ZFR0_EL1.I8MM == b0001. See FEAT_I8MM.	Check for SVE implementation, CPU system register field ID_AA64PFR0_EL1.SVE must read b0001. If SVE implemented, CPU system register ID_AA64ZFR0_EL1.I8MM must read b0001.
55	S_L7PE_08	L7	Arm recommends the implementation of the data gathering hint feature as indicated by ID_AA64ISAR1_EL1.DGH == b0001. See FEAT_DGH.	CPU System register field ID_AA64ISAR1_EL1.DGH must read b0001.
56	S_L7PE_09	L7	Arm recommends the implementation of the WFE fine tuning delay feature as indicated by ID_AA64MMFR0_EL1.TWED == b0001. See FEAT_TWED.	CPU System register field ID_AA64MMFR0_EL1.TWED must read b0001.
	S_L7TME_1	L7	All PEs must have the same value of ID_AA64ISAR0_EL1.TME.	Not Implemented TME rules implementation for this release is waived off due to lack of hardware supporting the feature.
	S_L7TME_2	L7	The Latency of starting and committing a transaction must not be higher than the latency of the code sequence that Arm recommends for acquiring and releasing a spinlock	Not Implemented TME rules implementation for this release is waived off due to lack of hardware supporting the feature.
	S_L7TME_3	L7	For adequate performance of applications written in Java and C/C++, hardware must support a read set size of at least 512 objects and a write set size of at least 300 objects, assuming average object size to be 128 bytes	Not Implemented TME rules implementation for this release is waived off due to lack of hardware supporting the feature.
	S_L7TME_4	L7	Arm recommends using the hardware cache coherency facilities of the processor to detect transactional conflicts. This is also known as eager conflict detection	Not Implemented TME rules implementation for this release is waived off due to lack of hardware supporting the feature.
	S_L7TME_5	L7	Arm recommends that implementations do not generate a transactional conflict when a read generated by a PRFM instruction or by hardware prefetching, accesses a location within the transactional write set of a transaction	Not Implemented TME rules implementation for this release is waived off due to lack of hardware supporting the feature.
1301	S_L7ENT_1	L7	To support key and nonce generation, a system must have a hardware entropy source. This source must be a true random number generator that is visible to PE software and meets the requirements that are specified in the NIST SP 800-90 series of specifications [10], or the corresponding national equivalent.	SBSA ACS utilize NIST STS package for randomness testing. Please refer Arm_SBSA_NIST_User_Guide to run NIST STS tests.

Test number	Rule ID	Level	Rule	Algorithm
58	S_L8PE_01	FR	PEs must implement the XS attribute (FEAT_XS) functionality as indicated by ID_AA64ISAR1_EL1.XS = 0b0001.	CPU System register field ID_AA64ISAR1_EL1.XS must read 0b0001.
59	S_L8PE_02	FR	PEs must implement the support for WFET and WFIT instructions (FEAT_WFXT) functionality as indicated by ID_AA64ISAR2_EL1.WFXT = 0b0010.	CPU System register field ID_AA64ISAR2_EL1.WFXT must read 0b0010
60	S_L8PE_03	FR	PEs must implement the support for atomic single-copy 64-byte stores with and without return (FEAT_LS64, FEAT_LS64_V) as indicated by ID_AA64ISAR1_EL1.LS64 == 0b0010.	CPU System register field ID_AA64ISAR1_EL1.LS64 must read 0b0010
57	S_L8PE_04	FR	PEs must implement the Enhanced PAN support (FEAT_PAN3) as indicated by ID_AA64MMFR1_EL1.PAN == 0b0011.	CPU System register field ID_AA64MMFR1_EL1.PAN must read 0b0011.
64	S_L8PE_05	FR	PEs must implement the Armv8.7 enhancements for PMU (FEAT_PMUV3p7) as indicated by ID_DFR0.PerfMon == 0b0111.	CPU system register field ID_AA64DFR0_EL1.PMUVVer field >= 7 and !=0xF.
61	S_L8PE_06	FR	Implementation of FEAT_BRBE that is introduced in Armv9.2 is OPTIONAL for PEs that are based on Armv9 architecture. However, if FEAT_BRBE is implemented, the branch record buffer must support at least 32 branch records.	If ID_AA64DFR0_EL1.BRBE is implemented, then CPU System Register field BRBIDR0_EL1.NUMREC must be either 0x20 or 0x40

Test number	Rule ID	Level	Rule	Algorithm
62	S_L8PE_07	FR	PEs must not implement functionality for Page-Based Hardware Attributes (PBHA) bits of the VMSAv8-64 block and page descriptors. This is applicable to Stage-1 and Stage-2.	<p>Check for FEAT_HPDS2 implementation CPU System Register Field ID_AA64MMFR1_EL1.HPDS must not read 0b0010</p> <p>If FEAT_HPDS2 is implemented then the following conditions must be fulfilled</p> <p>If Current Exception Level be either EL1 or EL2 with CPU System register field HCR_EL2.E2H must read 0b0001 then the below corresponding CPU System Register fields value must be checked.</p> <ol style="list-style-type: none"> 1. If TCR_ELx.HPD0 read as non-zero then TCR_ELx.HWU0nn must read zero 2.If TCR_ELx.HPD1 read as non-zero then TCR_ELx.HWU1nn must read zero <p>If with CPU System register field HCR_EL2.E2Hsssss not read zero when Current Exception level is EL2</p> <ol style="list-style-type: none"> 3. If TCR_EL2.HPD read as non-zero, then TCR_EL2.HWUnn must read zero. 4. If the current Exception level at EL2 then VTCR_EL2.HWUnn must be zero.

2.3 Memory Map

Test number	Rule ID	Level	Rule	Algorithm
105	S_L3MM_01	L3	To enable Non-secure EL2 hypervisors to use a 64KB translation granule at stage 2 MMU translation, the base system must ensure that all memory and peripherals can be mapped using 64KB stage 2 pages and must not require the use of 4KB pages at stage 2.	Check if EL2 supported, if yes continue, else skip the test. If implemented iterate over memory interfaces and peripherals in the system and check if their base addresses are 64KB aligned, PASS if aligned else FAIL.
108	S_L3MM_02	L3	Peripherals that will be assigned to different virtual machines will be situated within different 64KB regions of memory	Check whether all peripheral base addresses are 64KB apart from each other.

2.4 GIC

Test number	Rule ID	Level	Rule	Algorithm
212	S_L3GI_01	L3	A base server system must implement an interrupt controller that is compliant with the GICv3 or higher architecture	Check GIC version is 3. or greater than 3
213	S_L5PP_01	L5	In addition to the PPI assignment specified in Arm BSA [5], the following PPIs are reserved by the SBSA specification	Check none of reserved interrupt is mentioned in ACPI tables
214	S_L3PP_01	L3	The Interrupt IDs must be the same as the recommended values specified by B_PPI_01, B_PPI_02, and B_PPI_03 from Arm BSA [4].	Detect the interrupt IDs and verify if they match the recommended values specified in the table according to the specification.
215	S_L8GI_01	FR	A base server system must implement an interrupt controller that is compliant with the GICv4.1 or higher architecture [6].	Check GIC version is 4.1. or greater by reading the GICD_TYPER register
216	S_L5GI_01	L5	All interrupt controllers presented to the operating system software must be GICv3, or higher. Non-standard extensions of GICv3, such as interrupt combining or forwarding engines, that require platform-specific kernel drivers are not permissible.	Check that non-GIC interrupt controllers are not mentioned in the ACPI tables.
846	S_L3GI_02	L3	All MSI and MSI-X targeting hypervisor and operating system software must be mapped to LPI.	Pull each discovered PCI device and its list of MSI(X) vectors and Check whether every vector IRQ number is an LPI or not.

2.5 SMMU

Test number	Rule ID	Level	Rule	Algorithm
-	S_L3SM_01	L3	If PEs that are used by the base system support TLB range instructions, then all OS visible requesters that contain a TLB must support range invalidates. See FEAT_TLBIRANGE in [2].	Not Implemented Which requester are OS visible and have TLB in a system are IMPDEF and no generic way to obtain that information
308	S_L4SM_01	L4	Stage 1 System MMU functionality must be provided by a System MMU that is compliant with the Arm SMMUv3, or higher, architecture revision.	The SMMU memory mapped register field SMMU_AIDR.ArchMajorRev ≥ 3 indicating SMMU is compliant with SMMUv3 or higher. And memory mapped register field SMMU_IDR0.S1P must read b1 indicating Stage 1 support.
325	S_L4SM_02	L4	Stage 2 System MMU functionality must be provided by a System MMU that is compliant with the Arm SMMUv3, or higher, architecture revision.	The SMMU memory mapped register field SMMU_AIDR.ArchMajorRev ≥ 3 indicating SMMU is compliant with SMMUv3 or higher. And memory mapped register field SMMU_IDR0.S2P must read b1 indicating Stage 2 support.
320	S_L4SM_03	L4	The integration of the System MMUs is compliant with the rules in SMMUv3 integration appendix in Arm BSA [5].	SMMU_01: The SMMU memory mapped register field SMMU_IDR0.COHAACC must read b1. Covered by BSA test 354 SMMU_02: Not implemented for current release.
309	S_L5SM_01	L5	SMMU implementations must be compliant with the Arm SMMUv3.2 architecture revision or higher.	The SMMU memory mapped registers fields must satisfy SMMU_AIDR.ArchMajorRev ≥ 3 and SMMU_AIDR.ArchMinorRev ≥ 2 .
326	S_L5SM_02	L5	SMMU implementations must provide level 1 or level 2 support for translation table resizing.	The SMMU memory mapped registers fields must satisfy SMMUv3.IDR3.BBML $\neq 0$

Test number	Rule ID	Level	Rule	Algorithm
312	S_L5SM_03	L5	An SMMUv3.2 implementation must support the MPAM extension if the requests it serves access MPAM controlled resources.	<p>1. Check if there are any MPAM-controlled memory resources (Read out: ID_AA64PFR0_EL1.MPAM).</p> <p>2. If the architecture revision of the SMMU is at least v3.2, check for MPAM support on the SMMU side (SMMU_IDR3.MPAM == '1' and SMMU_MPAMIDR.PARTID_MAX !=</p>
313	S_L6SM_02	L6	The SMMU must support hardware translation table update (HTTU) of the Access flag and the Dirty state of the page for AArch64 translation tables, as indicated by SMMU_IDR0.HTTU = 0b10.	The SMMU memory mapped register field SMMU_IDR0.HTTU must read b10.
314	S_L6SM_03	L6	The SMMU must support Message Signaled Interrupts as indicated by SMMU_IDR0.MSI = 0b1	The SMMU memory mapped register field SMMU_IDR0.MSI must read b1.
317	B_SMMU_04	L6	If PEs use Armv8.4 and can issue TLB range invalidation instructions, the SMMU must support range invalidation	<p>1. Check if TLB range invalidation is supported (Read: ID_AA64ISAR0_EL1.TLB)</p> <p>2. if the value is 0b0010, SMMU IDR3.RIL register value for all available SMMU controllers must be 1.</p>
325	B_SMMU_05	L6	All DVM receivers visible to normal world software in a system must receive all DVM messages initiated by a DVM requester. This would require that the DVM capabilities of the SMMU and the interconnect are the same or a superset of the initiator (typically a PE).	<p>1. Read ID_AA64MMFR1_EL1.cmw register field to determine cache maintenance instruction support and ID_AA64ISAR1_EL1.SPECRES to determine branch prediction invalidation support.</p> <p>2. For each SMMU controller with version 3 or above IDR0.BTM register field must be 1.</p>

Test number	Rule ID	Level	Rule	Algorithm
322	S_L7SM_01	L7	<p>All DMA capable requesters that are visible to the normal world PE software must be behind an SMMU. This rule applies to types of requesters such as PCIe Root Ports and DMA capable requesters, for example USB, network, disk and accelerators. Here is an indicative list of the requesters that are exempt from this rule.</p> <ul style="list-style-type: none"> Any on-chip requester whose resources cannot be controlled by PE software, for example system controllers or power management controllers. Secure-world requesters. Autonomous, DMA capable requesters which are part of the Trusted computing base of the system. <p>This rule does not apply to SMMUs, interrupt controllers, or debug access ports which are DMA capable, but are explicitly forbidden from being behind an SMMU by design.</p>	<p>All PCIe root ports and devices reported as named components in IORT ACPI table should be behind an SMMU, if there are DMA capable.</p> <ol style="list-style-type: none"> DMA capability of PCIe root ports and named components can be determined by reading CCA attribute field of node in IORT ACPI table. Device is said to be behind an SMMU if output reference in IORT node's ID mapping points to an SMMU.
323	S_L7SM_02	L7	<p>If there is no SMMU in the path of an ETR, then a CATU as defined in the CoreSight-BSA specification [8] must be implemented for address translation</p>	<ol style="list-style-type: none"> Search for ETR implementation in system's ACPI namespace using its unique HID "ARMHC501". If ETR(s) is/are present, check named component entries in IORT ACPI table and find nodes whose "Device object name" field matches with full path to ETR node in namespace. Check if an ETR is behind an SMMU using output reference field in corresponding named component node in IORT ACPI table. If ETR is not behind an SMMU, then check for CATU in the path of ETR.
321	S_L7SM_03	L7	<p>SMMU must implement the SMMUv3 Performance Monitors Extension</p>	<ol style="list-style-type: none"> Parse IORT ACPI table for PMCG nodes and use PMCG node address field to check whether it maps to a SMMU. All SMMUs reported by IORT ACPI table must have at least one PMCG associated with it.

Test number	Rule ID	Level	Rule	Algorithm
327	S_L7SM_04	L7	All SMMU Performance Monitor Counter Groups must implement at least four counters	For each PMCG associated with an SMMU, SMMU PMCG memory mapped register field SMMU_PMCG_CFGR.NCTR must read value greater than 4.
328	S_L8SM_01	FR	SMMU implementations must be compliant with the Arm SMMUv3.3 architecture revision or higher	The SMMU memory mapped registers fields must satisfy SMMU_AIDR.ArchMajorRev \geq 3 and SMMU_AIDR.ArchMinorRev \geq 3.

2.6 Timer

Test number	Rule ID	Level	Rule	Algorithm
406	S_L8TI_01	FR	The system counter of the Generic Timer must run at a minimum frequency of 50MHz	<ol style="list-style-type: none"> 1. Read the CNTFREQ register. 2. If the read value is greater than 50MHz, test passed. 3. Else test failed
	S_L5TI_01	L5	A system that is compatible with level 5 will implement a generic counter which counts in nanosecond units. This means that, to the operating system, the reported frequency will be 1GHz.	<p>Not implemented.</p> <p>RW access to CNTControlBase is allowed only through EL3. The SBSA ACS is run on Non-secure mode. Cannot read the register value from the tests.</p>

2.7 Peripheral

Test number	Rule ID	Level	Rule	Algorithm
887	S_L4PCI_2	L4	There must be no OS observable use of PCIe Enhanced Allocation	Pass if No EA Capability is present or check if "Enable" bit in Entry Type register is 0

2.8 Watchdog

Test number	Rule ID	Level	Rule	Algorithm
703	S_L6WD_01	L6	The generic watchdog revision must be v1, W_IIDR==0001b	Check watchdog revision for all non-secure watchdogs is 1

2.9 PCIe

Test number	Rule ID	Level	Rule	Algorithm
	S_L4PCI_1	L4	All peripherals that are intended for assignment to a virtual machine or a user space device driver must be based on PCI Express	Manual Verification All peripherals identified in ACPI SPCR table must have bus number non-zero
903	PCI_MM_01	L6	All systems must support mapping PCI Express memory space as device memory	Read BAR 0 details for the device and * Map MMIO space to ARM device memory in MMU page tables. Write predefined data to BAR space and read it back. Test is only executed for RCiEP, RCEC and iEP devices in SBSA
-	PCI_MM_02	L6	All systems must support mapping PCI Express memory space as non-cacheable memory	Not Implemented
904	PCI_MM_03	L6	When PCI Express memory space is mapped as normal memory, the system must support unaligned accesses to that region	Read BAR 0 details for the device and * Map MMIO space to ARM normal memory in MMU page tables. Write predefined data to BAR space and read it back to check for unaligned access. Test is only executed for RCiEP, RCEC and iEP devices in SBSA
883	RE_BAR_1	L6	All BAR registers in an RCiEP must be writeable and readable as per the PCIe specification	Read and write to all the BAR registers
-	RE_BAR_2	L6	Dynamic re-programming of these BAR registers must be allowed	Not covered
862	RE_BAR_3	L6	A RCiEP must not support I/O space claimed through BARs	Check if BAR registers support MMIO
829	IE_BAR_1	L6	All BAR registers in an i-EP endpoint and i-EP Root Port must be writeable and readable as per the PCIe specification.	Read and write to all the BAR registers
-	IE_BAR_2	L6	Dynamic re-programming of these BAR registers must be allowed	Not covered

Test number	Rule ID	Level	Rule	Algorithm
841	IE_BAR_3	L6	A i-EP Endpoint, and its i-EP Root Port, must not support IO space claimed through BARs.	Check if BAR registers support MMIO
863	RE_RST_1	L6	RCiEP must have Function Level Reset (FLR) support	Check for FLR capability, if yes, Initiate FLR by setting the FLR bit. The device must be accessible after max FLR period
840	IE_RST_1	L6	i-EP Endpoint must have Function Level Reset (FLR) support	Check for FLR capability, if yes, Initiate FLR by setting the FLR bit. The device must be accessible after max FLR period
882	IE_ACS_1	L6	ACS capability must be present in the i-EP endpoint functions if the i-EP Endpoint is a multi-function device and supports peer to peer traffic between its functions. It must comply with the PCIe specification on specific ACS access controls that must be supported. If the i-EP Endpoint has ACS capability, then it must have AER capability for reporting ACS violation errors	Check for ACS capability registers
881	IE_ACS_2	L6	The i-EP Root Port must have ACS capability if the i-EP Endpoint can send transactions to a peer endpoint. It must comply with the PCIe specification on specific ACS access controls that must be supported. If the i-EP Root Port has ACS capability, then it must have AER capability for reporting ACS violation errors	Check for ACS capability registers
815	RE_ACS_1	L6	ACS capability must be present in the RCiEP if the RCiEP is a multi-function device and supports peer to peer traffic between its functions. It must comply with the PCIe specification on specific ACS access controls that must be supported.	Check for ACS capability registers
816	RE_ACS_2	L6	If the RCiEP has ACS capability, then it must have AER capability for reporting ACS violation errors.	Check for AER extended capability support
885	RE_PCI_1	L6	A RCiEP must obey all the rules that are specified in Section 1.3.2.3 of the PCIe 5.0 specification [1].	Check for capability registers
884	RE_PCI_2	L6	The RCEC must obey all the rules that are specified in Section 1.3.4 of the PCIe 5.0 specification [1].	Check for capability registers

Test number	Rule ID	Level	Rule	Algorithm
828, 1519, 1520	RE_SMU_2	L6	PCIe ATS capability must be supported if the RCiEP has a software visible cache for address translations.	ATS capability should be supported. Initialize DMA master and memory descriptors and enable SMMU Send an ATS Translation Request for the VA, Get ATS Translation Response, Compare Translated Address with Physical Address from the Mappings, Configure Exerciser to issue subsequent DMA transactions, Trigger DMA from input buffer to exerciser memory and Trigger DMA from exerciser memory to output buffer
1536	RE_SMU_4	L6	If the RCiEP supports PASIDs, the PASID is used as SubStreamID as specified in the SMMU architecture specification	For each exerciser behind an SMMU, * Create a mapping of 1 IOVA region to 2 PA regions, via SMMU * Each of the 2 mappings is identified by a distinct PASID * Configure exerciser DMA engine to access IOVA region base. * Configure exerciser to execute DMA with TEST_PASID1 in transactions, Accesses must PA region 1. * Configure exerciser to execute DMA with TEST_PASID2 in transactions, Accesses must PA region 2.
880	IE_SMU_1	L6	PCIe ATS capability must be supported if the i-EP has a software visible cache for address translations	Check ATS extended capability support for all iEP Endpoints and iEP Rootports
1537	IE_SMU_3	L6	If the i-EP Endpoint supports PASIDs, the PASID is used as SubStreamID as specified in the SMMU architecture specification	For each exerciser that is an iEP Endpoint and is behind an SMMU, * Create a mapping of 1 IOVA region to 2 PA regions, via SMMU * Each of the 2 mappings is identified by a distinct PASID * Configure exerciser DMA engine to access IOVA region base. * Configure exerciser to execute DMA with TEST_PASID1 in transactions, Accesses must PA region 1. * Configure exerciser to execute DMA with TEST_PASID2 in transactions, Accesses must PA region 2.
849, 859	IE_REG_1	L6	All type 0 header registers must be implemented for i-EP Endpoint. The registers must be implemented as described in PCIe specification.	Check for capability registers
854, 865, 867, 898	IE_REG_2	L6	The registers mandated in Section 7.5.3 of the PCIe specification [1] for an endpoint that is not a RCiEP must be implemented for i-EP Endpoint	Check for capability registers

Test number	Rule ID	Level	Rule	Algorithm
850, 860, 1534	IE_REG_3	L6	All type 1 header registers must be implemented for i-EP Root Port. The registers must be implemented as described in the PCIe specification.	Check for capability registers
851, 866, 888, 899	IE_REG_4	L6	The registers mandated in Section 7.5.3 of the PCIe specification [1] for Root Ports must be implemented for Root Port	Register checks. Check the value and access attribute for each of the possible register fields.
857	IE_REG_5	L6	All registers of the PCI Power Management Capability must be implemented for i-EP Endpoint and i-EP Root Port. The registers must be implemented as described in Table 38	Power management Capability register checks
892	IE_REG_6	L6	If the supported link speeds declared in Link Capabilities 2 includes 8GT/s or higher speeds, then the Secondary PCI Express Extended Capability Structure must be available for software to read and write. This capability must be present in both Root Port and the Endpoint.	Check for capability registers
812	IE_REG_7	L6	If the supported link speeds that are declared in Link Capabilities 2 includes speeds that are 16GT/s and higher, then Datalink Feature extended capability required for i-EP root port and end point.	Check for capability registers
813	IE_REG_8	L6	If the supported link speeds that are declared in Link Capabilities 2 includes speeds that are 16GT/s and higher, then Physical layer 16GT/s extended capability is required for that Root Port or Endpoint	Check for capability registers
814	IE_REG_9	L6	If the supported link speeds that are declared in Link Capabilities 2 includes speeds that are 16GT/s and higher, then Lane Margining at the Receiver Extended Capability is required for the Root Port and the Endpoint.	Check for capability registers
849, 858	RE_REG_1	L6	All type 0 header registers must be implemented for RCiEP and RCEC.	Check for capability registers
856	RE_REG_2	L6	All registers of the PCI power management capability must be implemented for RCiEP and RCEC	Check for capability registers
852	RE_REG_3	L6	The registers that are specified in Section 7.5.3 of the PCIe specification [1] for all devices must be implemented for RCiEP	Check for capability registers

Test number	Rule ID	Level	Rule	Algorithm
869	RE_INT_1	L6	If the RCiEP supports interrupt generation, the RCiEP must support MSI or MSI-X interrupt generation	Check for capability register
855	IE_INT_1	L6	i-EP Endpoint must generate only MSI or MSI-X interrupts	Check for capability register
870	RE_PWR_1	L6	RCiEP must have D state support and must have PCI Power management capability as specified in the PCIe specification	Check for capability register
834	IE_PWR_1	L6	i-EP Endpoint and the i-EP Root Port must have D state support and must have PCI Power management capability as specified in the PCIe specification.	Check for capability register
1521	RE_ORD_1	L6	The RCiEP must obey PCIe ordering rules for the configuration and BAR mapped memory spaces when accessed in the inbound direction, towards the RCiEP.	<ol style="list-style-type: none"> 1. Map device's config and BAR space to ARM device memory. 2. Start transaction monitoring on the exerciser. 3. Execute a series of read/write transactions (1B to 8B) on incrementing and fixed addresses 4. Stop transaction monitoring 5. Verify captured transactions match expected read/write order. 6. Repeat for both memory transactions (configuration, BAR memory mapped).
-	RE_ORD_2	L6	PCIe ordering rules must be obeyed while sending out completions for configuration space and BAR mapped memory space accesses	Not covered

Test number	Rule ID	Level	Rule	Algorithm
1508	RE_ORD_4	L6	The Transactions Pending bit must be cleared only after all non-posted requests, such as outstanding reads, have received responses.	<ol style="list-style-type: none"> 1. Allocate shared, cacheable memory for DMA. 2. Perform a DMA OUT (CPU → Exerciser) transfer. 3. Perform a DMA IN (Exerciser → CPU) transfer — a non-posted read. 4. After the read completes, check the TP bit. 5. If TP bit is still set, report failure (indicating pending reads are not yet completed). 6. If TP bit is cleared, continue (indicating all non-posted read responses have been received). 7. Invalidate caches and verify software coherency.
1531	IE_ORD_1	L6	The i-EP must obey PCIe ordering rules for the configuration and BAR mapped memory spaces when accessed in the inbound direction, towards the i-EP.	<ol style="list-style-type: none"> 1. Map device's config and BAR space to ARM device memory. 2. Start transaction monitoring on the exerciser. 3. Execute a series of read/write transactions (1B to 8B) on incrementing and fixed addresses 4. Stop transaction monitoring 5. Verify captured transactions match expected read/write order. 6. Repeat for both memory transactions (configuration, BAR memory mapped).
-	IE_ORD_2	L6	PCIe ordering rules must be obeyed while sending out completions for configuration space and BAR mapped memory space accesses.	Not covered

Test number	Rule ID	Level	Rule	Algorithm
1538	IE_ORD_4	L6	The Transactions Pending bit must be cleared only after all outstanding reads, atomic requests and write requests have received responses.	<ol style="list-style-type: none"> 1. Allocate shared, cacheable memory for DMA. 2. Perform a DMA OUT (CPU → Exerciser) transfer. 3. Perform a DMA IN (Exerciser → CPU) transfer — a non-posted read. 4. After the read completes, check the TP bit. 5. If TP bit is still set, report failure (indicating pending reads are not yet completed). 6. If TP bit is cleared, continue (indicating all non-posted read responses have been received). 7. Invalidate caches and verify software coherency.
853, 861	RE_REC_1	L6	The registers that are specified in Section 7.5.3 of the PCIe specification for Root Complex Event Collectors must be implemented for RCEC. The registers must be implemented as described in Table 29.	<p>Device control, Device Capability, Device control 2 and Device Capability 2 Register checks.</p> <p>Along with check to verify Max payload size supported is in between 129 - 4096 bytes.</p>
-	S_PCl_e_01	L7	The system must support the translation of PE writes with all byte enable patterns to PCIe write requests. The translation must be done in compliance with PCIe byte enable rules	Covered as part of PCIe test suite
886	S_PCl_e_02	L7	<p>The Root Port must support the following:</p> <ul style="list-style-type: none"> • 1B and 2B read from Prefetchable and Non-prefetchable address spaces. • 1B and 2B write to Prefetchable and Non-prefetchable address spaces. <p>This must hold true for accesses to downstream functions as well as to the Root Port itself. This must hold true even when the read or write address is not DW (4 Byte) aligned.</p>	Do 1B and 2B aligned/unaligned read/write on Prefetchable/Non-Prefetchable address space for all functions
1522	S_PCl_e_03	L7	<p>The Root Complex must:</p> <ul style="list-style-type: none"> • Send 2B PE writes that are 2B aligned as 2B PCIe writes. • Send 4B PE writes that are 4B aligned as 4B PCIe writes. • Send 8B PE writes that are 8B aligned as 8B PCIe writes. 	Use to monitor if the 2/4/6 B writes are done as 2/4/8 B writes

Test number	Rule ID	Level	Rule	Algorithm
1525	S_PCl_e_04	L7	<p>The System must ensure that:</p> <ul style="list-style-type: none"> Aligned 2B writes from Endpoints reach the target as 2B writes. Aligned 4B writes from Endpoints reach the target as 4B writes. Aligned 8B writes from Endpoints reach the target as 8B writes. 	<p>We can check if 2-byte DMA write from exerciser modifies only 2B in memory. But we cannot monitor the transaction.</p> <p>But with p2p, we can enable this.</p>
	S_PCl_e_05	L7	<p>Root Port PHY LTSSM must have the capability to consider its lanes as Disabled when all the following conditions are met:</p> <ul style="list-style-type: none"> Root port transmit side has sent TS1 ordered set with Disable bit set Root port transmit side has sent the EIOSQ Root port receive side has received EIOSQ from the downstream device or switch 	<p>Not Implemented</p> <p>unfeasible to determine if the PHY LTSSM is disabled.</p>
810	PCI_ER_01	L7	Root Port must support the Advanced Error Reporting feature as described in section 6.2 and 7.8.4 of [1].	Check all Root Ports implement AER extended capability structure.

Test number	Rule ID	Level	Rule	Algorithm
1523	PCI_ER_04	L7	The Root Port must log and report the PCIe errors it detects using the AER mechanism. See figure 6-3, section 6.2.6 in [1].	<ol style="list-style-type: none"> 1. Enable errors in Status register for all RPs 2. Enable Error reporting in the device control register of PCI-ECS for all RPs and Eps 3. For each EPs, toggle the root error command bits of the AER cap register and check if error is reported and not reported in root port 4. For each EPs, set toggle the error mask enable/disable and toggle the error severity fatal/non-fatal for uncorrectable error and check if it is received by the RP 5. Check in RP's AER cap - root error status register if the error bit is set/unset when generated based on the config 6. Check in RPs device status register of PCIE-ECS if fatal/non-fatal/UR bits are set/unset when errors are generated based on config 7. Check if the requester ID in the error source identification register of the AER CAP has the correct ID 8. Check if RP implements MSI and enable/disable error reporting in root error command register of AER cap and check if interrupts are being generated/not-generated based on config
807	PCI_ER_05	L7	The Root Port must implement Downstream Port Containment feature. See section 6.2.10 in Reference [1].	Check all Root Ports implement DPC extended capability structure.

Test number	Rule ID	Level	Rule	Algorithm
1524	PCI_ER_06	L7	The Root Port must comply with the rules stated in PCIe specification for transaction layer behavior during DPC. See section 2.9.3 in [1].	<p>1. DPC is disabled by default and cannot be triggered unless enabled by software using the DPC Trigger Enable field.</p> <p>2. When the DPC Trigger Enable field is set to 01b, DPC is enabled and is triggered when the Downstream Port detects an unmasked uncorrectable error or when the Downstream Port receives an ERR_FATAL Message</p> <p>3. When the DPC Trigger Enable field is set to 10b, DPC is enabled and is triggered when the Downstream Port detects an unmasked uncorrectable error or when the Downstream Port receives an ERR_NONFATAL or ERR_FATAL Message</p> <p>4. When DPC is triggered due to receipt of an uncorrectable error Message, the Requester ID from the Message is recorded in the DPC Error Source ID Register, and that Message is discarded and not forwarded Upstream</p> <p>5. When DPC is triggered, the Downstream Port immediately Sets the DPC Trigger Status bit and DPC Trigger Reason field to indicate the triggering condition and disables its Link by directing the LTSSM to the Disabled state</p> <p>6. Once the LTSSM reaches the Disabled state, it remains in that state until the DPC Trigger Status bit is Cleared. To ensure that the LTSSM has time to reach the Disabled state or at least to bring the Link down under a variety of error conditions, software must leave the downstream Port in DPC until the Data Link Layer Link Active bit in the Link Status Register reads 0b</p> <p>7. When the DPC Trigger, in RP the Status bit is Set and the DPC RP Busy bit is Set, software must leave the Root Port in DPC until the DPC RP Busy bit reads 0b</p>

Test number	Rule ID	Level	Rule	Algorithm
888	IE_REG_4	L6	<p>The registers mandated in Section 7.5.3 of the PCIe specification [1] for Root Ports must be implemented for Root Port. The registers must be implemented as described in Table 34.</p> <p>Slot capabilities register - All bits in these registers must be set to 0.</p> <p>Slot Control register - For the Root Port, Data Link Layer State Changed Enable bit must be implemented as per PCIe specification. All other bits in this register must be set to 0.</p> <p>Slot Status Register - For i-EP Root Port, Data link layer state changed, and Presence detect state register fields implement as described in PCIe specification. All other bits in this register must be set to 0.</p>	<p>Register checks.</p> <p>Check the value and access attribute for each of the Slot Capabilities, Slot Control and Slot Status register fields.</p>
1526	S_PCl_e_07	FR	All observers in the system must observe Inbound writes (for example, writes from downstream devices) with RO=0 in the order in which they were received by the Root Port.	<ol style="list-style-type: none"> 1. Initialize the sender buffer with test specific data 2. Dump a set of staggered writes from the exerciser memory to the destination address 3. The output of the transactions should be viewed in same order as it was being sent by the exerciser
1532	S_PCl_e_08	FR	All RO=0 writes from a PCIe initiator (that is, under a root-port) must push all previous writes from that initiator to a point of visibility for all observers regardless of the RO value of the prior writes. PCIe write-ordering needs to apply for all observers in the system for requests initiated by PCIe.	<ol style="list-style-type: none"> 1. Enable Relaxed ordering by setting RO = 1 2. Send a set of additional writes to address. 3. Disable Relaxed ordering by setting RO = 0 4. Before sending the next transaction with RO = 0, check if all the previous writes have been completed 5. Initialize the sender buffer with test specific data 6. Dump a set of staggered writes from the exerciser memory to the destination address 7. The output of the transactions should be viewed in same order as it was being sent by the exerciser

Test number	Rule ID	Level	Rule	Algorithm
1530	S_PCl_e_10	FR	If Steering Tags are supported by the system, the STE.DCP (Directed Cache Prefetch) control bit in the System MMU must be honored to ensure the feature can be enabled and disabled architecturally	<ol style="list-style-type: none"> 1. For every exerciser get the SMMU node index 2. Configure the SMMU tables to use the page tables for VA to PA translations 3. Set the STE.DCP bit to enable Direct Cache Prefetch transactions. Fail if not set 4. Set the STE.DCP bit to disable Direct Cache Prefetch transactions. Fail if set
891	S_PCl_e_11	FR	<p>The mechanisms for supporting Steering Tags are IMPLEMENTATION DEFINED, but must have the following properties:</p> <ul style="list-style-type: none"> • Steering Tags must be treated as cache allocation hints and must only apply to Normal Cacheable memory transactions in the shareability domain of the I/O Subsystem. • Steering Tags must not alter coherency guarantees. • Steering Tags are permitted to be ignored. • Steering Tag value properties for the platform must be discoverable by software as advertised by firmware. 	<ol style="list-style-type: none"> 1. Obtain the Steering tag values from the platform using the DSM method 2. Check if DSM method for obtaining the Steering tag properties is implemented. 3. If yes, obtain the Steering tag value should not be 0. Fail if the value is 0. 4. If any other non-zero value, the test will pass

1529	PCI_ER_07	FR	<p>The system must either return all 1s data to the requestor PE or trigger an External abort in the requestor PE for each of the following cases:</p> <ul style="list-style-type: none"> • PE reads targeting MMIO space mapped as Normal memory gets a CA or UR response from the completer or times out (that is, has a Completion Time out (CTO)). • PE reads targeting MMIO space mapped as Device memory gets a CA or UR response from the completer or times out (that is, has a Completion Time out). • PE reads targeting configuration space gets a CA response from the completer or times out (that is, has a Completion Time out). • These requirements apply even if the UR/CA is a response synthesized by the Root Port. <p>– Note: The Root Port can synthesize an UR or CA response for outstanding read requests in multiple situations including:</p> <ol style="list-style-type: none"> 1. When the Root Port is in Downstream Port Containment (DPC) state (see section 2.9.3 in [1]). 2. When the Root Port is in DL_Down status (see section 2.9.1 in [1]). <ul style="list-style-type: none"> • The selection between returning all 1 data and triggering an External abort must be independently configurable for MMIO space mapped as Normal memory, MMIO space mapped as Device memory and Configuration space for each error type (UR, CA and CTO for MMIO space and CA and CTO for Configuration space). <p>Note: MMIO space can be prefetchable or non-prefetchable memory space.</p> <p>If an External abort is triggered in response to a PE request because of a PCIe error, then information about the error must be logged in an Arm RAS architecture compliant error record.</p> <ul style="list-style-type: none"> • For CA response, UR response and Completion time out, the SERR code to be logged in the error record is 23. • UE and ER bits must be set to 1. 	<ol style="list-style-type: none"> 1. Enable the System to trigger external abort whenever a UR or CA response is obtained. 2. Get the PCIe RAS compliant node. 3. Set the ED bit RAS control register of the RAS node to enable Error reporting and logging 4. Disable BAR memory space access to cause address decode failures 5. Get the BAR0 of the exerciser 6. Accessing the BAR register and it should give an abort 7. Check the SERR, PN, UE, ER, UET and DE bits
------	-----------	----	--	---

Test number	Rule ID	Level	Rule	Algorithm
			<ul style="list-style-type: none"> • DE and PN bits must be set to 0. • UET value must be 0b11 (uncorrected error, signaled or recoverable). 	
1528	PCI_ER_08	FR	<p>The system must either return all 1s data or forward the poisoned data to the requestor PE for each of the following cases:</p> <ul style="list-style-type: none"> • PE reads targeting MMIO space mapped as Normal memory gets poisoned data back from the completer. • PE reads targeting MMIO space mapped as Device memory gets poisoned data back from the completer. • PE reads from configuration space gets poisoned data back from the completer. <p>Note: MMIO space can be prefetchable or non-prefetchable memory space.</p> <p>The selection between returning all 1s data and forwarding poisoned data must be configurable.</p> <ul style="list-style-type: none"> • The default behavior (in the absence of any programming by software/firmware) must be all 1s data return. • The selection between returning all 1s data and forwarding poisoned data must be independently configurable for MMIO space mapped as Normal memory, MMIO space mapped as Device memory and Configuration space. <p>If the system forwards poisoned response data received from downstream PCIe hierarchy to the requestor PE for a read request, then the event must be logged in an Arm RAS error record.</p> <ul style="list-style-type: none"> • The SERR code to be used is 25. • UE, PN and ER bits must be set to 1. • DE bit must be set to 0. • UET value must be 0b11(uncorrected error, signaled or recoverable). 	<ol style="list-style-type: none"> 1. Enable the System to trigger external abort whenever a UR or CA response is obtained. 2. Enable the poison mode, so that the access to the device provide poisoned data 3. Get the PCIe RAS compliant node. 4. Set the ED bit RAS control register of the RAS node to enable Error reporting and logging 5. Get the BAR0 of the exerciser 6. Accessing the BAR register and it should respond with all 1's and generate poisoned TLP 7. Check if all 1' is obtained 8. Check the SERR, PN, UE, ER, UET and DE bits

Test number	Rule ID	Level	Rule	Algorithm
890	PCI_ER_09	FR	The value of "RP Extensions for DPC" bit in the DPC Capability register (see section 7.9.15.2 in [1]) must be configurable by firmware.	Register check. Write 1 to the bit "RP Extensions for DPC". The write should not be reflected.
1527	PCI_ER_10	FR	<p>The Root Port must be capable of triggering DPC if the system returns all 1s data for the following error cases:</p> <ul style="list-style-type: none"> • PE reads targeting MMIO space mapped as Normal memory gets a CA or UR response from the completer. <ul style="list-style-type: none"> – If RP-PIO is not implemented or not exposed to the OS, then triggering DPC must be achieved by treating the CA or UR as an uncorrectable internal error (see section 6.2.9 in [1]). • PE reads targeting MMIO space mapped as Device memory gets a CA or UR response from the completer. <ul style="list-style-type: none"> – If RP-PIO is not implemented or not exposed to the OS, then triggering DPC must be achieved by treating the CA or UR as an uncorrectable internal error. • PE reads targeting configuration space gets a CA response from the completer. <ul style="list-style-type: none"> – If RP-PIO is not implemented or not exposed to the OS, then triggering DPC must be achieved by treating the CA as an uncorrectable internal error. 	<ol style="list-style-type: none"> 1. Check if AER and DPC capabilities are supported 2. Store the config of the devices to restore after DPC 3. Disable the RP-PIO register 4. Check if the bit read 0 5. Generate UR and CA response. 6. The DPC must be triggered, and interrupt should be generated 7. Clear the DPC status registers 8. Restore the config space of the devices

2.9 RAS

Test number	Rule ID	Level	Rule	Algorithm
	S_RAS_01	L6	<p>PEs and other system components that implement the Armv8 RAS extension [9] must:</p> <ul style="list-style-type: none"> • Use Private Peripheral Interrupts for ERI or FHI if the only interface available for a RAS node is System register based. • Use the generic counter time base if the timestamp extension is implemented. This means that ERR<n>FR.TS must be either b00 or b01. 	<p>Not Implemented</p> <p>Will require reading the generic counter timer, which needs secure access.</p>
	S_RAS_02	L6	<p>Support for error injection is OPTIONAL, however Arm recommends that if error injection is supported, the standard programming model that is described in the Arm RAS System Architecture version 1.1 is followed. Support for error injection is indicated by ERR<n>FR.INJ==b01.</p>	<p>Not Implemented.</p> <p>This is a recommendation rule.</p>
1209	S_L7RAS_1	L7	<p>For containable errors, error exceptions on loads from Normal memory must be taken as synchronous Data Abort exceptions.</p>	<ol style="list-style-type: none"> 1. Check for All Memory Controller RAS Nodes. 2. Allocate an address accessible to PE. 3. Setup/Inject containable error in an implementation defined way. 4. Check for External Abort.
	S_L7RAS_2	L7	<p>Errors that are signaled to a PE on speculative accesses must not generate Abort exceptions.</p>	<p>Not Implemented</p> <p>The rule covers the errors signaled to PE on speculative access, its unfeasible from software to guarantee that access will be speculative.</p>
1201	RAS_01	L7	<p>If the component is a memory controller or significant cache, it must implement an error counter following the standard programming model described in the Arm RAS System Architecture version 1.1 for at least all Corrected errors.</p>	<ol style="list-style-type: none"> 1. Check for All Memory Controller or cache RAS Nodes. 2. Read the FR register of the first error record. <p>ERR<n>FR, Error Record Feature Register, Read ERR<n>FR.CEC</p>

Test number	Rule ID	Level	Rule	Algorithm
1202	RAS_02	L7	If the component is a memory controller or significant cache, it must implement the CFI, DUI, and UI controls described in the RAS System Architecture v1.1.	1. Check for All Memory Controller RAS Nodes. 2. Read the CTLR register of the first error record. ERR<n>CTLR, Error Record Control Register ERR<n>CTLR.CFI, ERR<n>CTLR.DUI, ERR<n>CTLR.UI
1203	RAS_03	L7	Each error record group implements a single fault handling interrupt for all the records that are contained in the group.	1. Check for All RAS Nodes who has same error record base address. 2. Check if the node implements FHI (From AEST Table) 3. for all nodes Check for the corresponding interrupt ID from AEST table node Interrupt array for FHI. 4. Value should be same within a group.
1204	RAS_04	L7	If any error record in an error record group is capable of generating an error recovery interrupt, the group implements a single error recovery interrupt for all the records contained in the group.	1. Check for All RAS Nodes who has same error record base address. 2. Check if the node implements ERI (From AEST Table) 3. for all nodes Check for the corresponding interrupt ID from AEST table node Interrupt array for ERI. 4. Value should be same within a group.
	RAS_05	L7	If any error record in an error record group is capable of generating an critical error interrupt, the group implements a single critical error interrupt for all the records contained in the group.	Not Implemented AEST table only exposes EHI and FHI information and not CEI information.

Test number	Rule ID	Level	Rule	Algorithm
1205	RAS_06	L7	Each fault handling, error recovery, or critical error interrupt that is generated by a node that is accessible to a PE and is not implemented as a message-signaled interrupt must be connected to the base system GIC interrupt controller. Unless otherwise required to be implemented as a PPI, the interrupt is an SPI.	<ol style="list-style-type: none"> 1. Check for All RAS Nodes accessible to PE. 2. Get the node FHI/ERI information from AEST Table. 3. Check if the Interrupt ID is SPI/PPI or not. 4. Fail the test if ID is not SPI/PPI. 5. Setup/Inject error for FHI/ERI. 6. Check interrupt should be raised.
1206	RAS_07	L7	<p>If the component records a physical address (as required by the RAS System Architecture) for a fault at a location, and the address located in system memory is accessible to PEs in the base system, then the</p> <p>ERRADDR.AI bit must be 0b0 if the address is the same as System Physical Address for the location, and 0b1 otherwise.</p>	<ol style="list-style-type: none"> 1. Iterate through memory controller RAS nodes reported in AEST ACPI table. 2. Fetch base address for each proximity domain reported by AEST table. 3. Check if the fetched address is accessible to PE by allocating the memory. Skip the RAS memory controller (MC) node if memory not accessible, else continue with below steps. 4. Program the system to setup and inject an error at fetched address in platform defined way. 5. Iterate through implemented error records for the current RAS MC node and check if the node records a valid address syndrome as indicated by ERRSTATUS.AV bit. Skip the current RAS MC node if no error record captured the valid address syndrome. 6. For the error record which captures valid address syndrome, fetch the addressing mode indicated by AEST ACPI table. 7. The fetched addressing mode value and ERRADDR.AI bit value for the error record should match for compliance with the rule

Test number	Rule ID	Level	Rule	Algorithm
1207	RAS_08	L7	If an error record of the component is accessible through an error record group, then the ERRGSR reports the status of the error record.	<ol style="list-style-type: none"> 1. Check for All RAS Nodes. 2. Check the node interface array (From AEST Table). 3. Check for the status reporting field from AEST table node Interface array.
	RAS_10	L7	Where the PCIe standard, Arm architecture, or other standard defines a rule or sets a convention for a software fault at a device, that rule or convention must be followed.	This rule will be covered by PCIe error related tests.
1208	RAS_11	L7	<p>On a software fault error if none of the following apply, a read returns an IMPLEMENTATION DEFINED value, and a write is ignored:</p> <ul style="list-style-type: none"> • The access is to a not present location. • The response to the access is defined by RAS_10. 	<ol style="list-style-type: none"> 1. Access empty space in between UART memory layout reserved space 2. Check write are ignored and read does not results into exception. 3. Fail the test if Exception is raised.
1210	SYS_RAS_1	L7	<p>Each NUMA node in the base server system that implements error detection must support patrol scrubbing, supporting both:</p> <ul style="list-style-type: none"> • Continuous background scrub of the memory that is connected to the memory controller. • Targeted scrub that allows run-time configuration of at least: <ul style="list-style-type: none"> – Patrol speed. – The region of physical memory connected to the memory controller being scrubbed. <p>Enabling targeted scrub should not require disabling of background scrub, nor affect the background scrub rate.</p>	<p>Check for NUMA node memory information in RAS2 ACPI table.</p> <p>For each memory proximity domain mentioned in RAS2 table should support patrol scrubbing feature.</p>

Test number	Rule ID	Level	Rule	Algorithm
1211	SYS_RAS_2	L7	The system must support the storage and forwarding of poisoned values.	<p>Check if system supports poison generation through pal API. Skip if not support</p> <ol style="list-style-type: none"> 1. Get Error Record Index for Memory controller RAS Node. 2. Get Interrupt information from AEST table and install the handlers. 3. Program system to Setup/Inject error in platform defined way. 4. Check Error Record Status Register is updated for MC/PE RAS Nodes. 5. Check for Poison field information in ERR_STATUS if Poison Generation is supported.
1215	SYS_RAS_3	L7	When an uncorrectable error is detected, a component within the system may not be able to generate poison, propagate poison, or write poison. In this scenario, the component must generate one or more in-band error response, for example an External Abort. If enabled, an error recovery interrupt, as described by [9] must also be generated.	<p>Check if system supports poison generation through pal API. Run if not supported</p> <ol style="list-style-type: none"> 1. Get Error Record Index for Memory controller RAS Node. 2. Get Interrupt information from AEST table and install the handlers. 3. Program system to Setup/Inject error in platform defined way. 4. Check Error Record Status Register is updated for MC/PE RAS Nodes. 5. check for External abort.
1213	SYS_RAS_4	FR	Resources that are shared by two or more PEs, and are implementing Armv8 RAS Extensions, must minimally support the memory mapped view of the error nodes.	<ol style="list-style-type: none"> 1. Check for all RAS PE Nodes 2. Check Resource Flag for all PE Nodes. (From AEST Nodes) 3. Check node interface type is memory mapped view from AEST table if Resource is shared.

2.10 PMU

- Please refer to User Guide on mapping of PMU PE events rule in ACS code.

Test number	Rule ID	Level	Rule	Algorithm
	PMU_PE_01	L7	The PE implements the Performance Monitors Extension	Read register ID_AA64DFR0_EL1.PMUVer, bits [11:8] and it should not be Zero Covered by BSA ACS test 9
1101	PMU_PE_02	L7	The PMU overflow signal from each PE must be wired to a unique PPI interrupt with no intervening logic.	<ol style="list-style-type: none"> 1. Get PMU overflow PPI interrupt number from MADT table 2. Register interrupt handler with PMU PPI interrupt 3. Generate PMU overflow interrupt by <ol style="list-style-type: none"> i. Reset PMINTENCLR_EL1 & PMOVSCLR_ELO to 0xFFFFFFFF ii. Set PMCR_ELO.bit0 to 1 iii. Set PMINTENSET_EL1.bit0 to 1 iv. Set PMOVSSET_ELO.bit0 to 1 4. Check interrupt is generated or not
1102	PMU_PE_03	L7	Each PE must implement a minimum of six PMU event counters and the PMU cycle counter.	Read PMCR_ELO Bits 15:11 for Number of counters and should be greater than 5.
1106	PMU_SPE	L7	<p>Implementation of the SPE is optional. However, if SPE is implemented, the following requirements must be met:</p> <ul style="list-style-type: none"> • If the SPE implementation samples micro-operations, the implementation provides public documentation of the effect of such sampling on the weighting of instructions in the sample population. • If the SPE implementation samples the Data Source indicator, the implementation provides public documentation of the mappings of the Data Source values to data sources. • If the SPE implementation includes IMPLEMENTATION DEFINED packets or IMPLEMENTATION DEFINED events in the events packet, the implementation provides public documentation of these packets and events. 	<ol style="list-style-type: none"> 1. Check SPE is supported, ID_AA64DFR0_EL1.PMSVer, bits [35:32] > 0 2. If SPE is supported, PEs must support Hardware management of the Access Flag and dirty state as indicated by PMBIDR_EL1.F == 01b.
PMU Linux test	PMU_EV_01	L7	<p>PEs in the base server system must implement the PMU events that are listed below to measure IPC.</p> <p>0x0008 INST_RETIRED Instruction architecturally executed</p> <p>0x0011 CPU_CYCLES Cycles</p>	<p>For INST_RETIRED</p> <ol style="list-style-type: none"> 1. To check support INST_RETIRED event, PMCEID0_ELO<bit 0x8> should be 1. 2. Enable PMU user access by programming PMUSERENR_ELO.EN to 1. 3. Program PMSELR_ELO with counter number. 4. Program PMXEVTYPER_ELO with event id(0x08).

Test number	Rule ID	Level	Rule	Algorithm
				<ol style="list-style-type: none"> Set the bitmask in PMCNTENSET to enable cycle counter and all the implemented event counters. Start counting by setting PMCR.E after clearing all the counters by setting PMCR.P and PMCR.C Call stimulus to generate event. In stimulus, run a for loop with add instruction (e.g.: a+b) . Stop counting by resetting PMCR.E to disable all the implemented event counters. Read PMXEVCNTR_ELO by selecting counters in PMSELR_ELO and check whether the counter is moved or not. Repeat steps 7 to 10 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counts moved accordingly. <p>For CPU_CYCLES</p> <ol style="list-style-type: none"> To check support CPU_CYCLES event, PMCEID0_ELO<bit 0x11> should be 1 Program PMU counter to monitor CPU_CYCLES event. Use same algorithm for INST_RETIRED (steps 7 -11) to generate the event and monitor counter.
PMU Linux test	PMU_EV_02	L7	<p>PEs in the base server system must implement the PMU events listed below, for each PE local cache and the last level cache, to measure cache effectiveness</p> <p>0x0004 L1D_CACHE Level 1 data cache access</p> <p>0x0008 INST_RETIRED Instruction architecturally executed</p> <p>0x0013 MEM_ACCESS Data memory access</p> <p>0x0014 L1I_CACHE Level 1 instruction cache access</p> <p>0x0016 L2D_CACHE Level 2 data cache access</p> <p>0x0027 L2I_CACHE Level 2 instruction cache access</p>	<p>For INST_RETIRED Refer to PMU_EV_01,</p> <p>For MEM_ACCESS</p> <ol style="list-style-type: none"> Read PMCEID0_ELO <bit 0x13> to check support of MEM_ACCESS event and should be 1. Program PMU counter to monitor MEM_ACCESS event. Call stimulus to generate event In stimulus, allocate 2 memory regions and do memcpy. Read PMU counter Repeat steps 3 to 5 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counters moved accordingly. <p>For MEM_ACCESS_RD</p>

Test number	Rule ID	Level	Rule	Algorithm
			0x002B L3D_CACHE Level 3 data cache access 0x0032 LL_CACHE Last Level data cache access 0x0033 LL_CACHE_MISS Last level data cache miss 0x0036 LL_CACHE_RD Last Level cache memory read 0x0037 LL_CACHE_MISS_RD Last Level cache memory read miss 0x0039 L1D_CACHE_LMISS_RD Level 1 data cache long-latency read miss 0x0040 L1D_CACHE_RD Level 1 data cache access, read 0x0050 L2D_CACHE_RD Level 2 data cache access, read 0x0066 MEM_ACCESS_RD Data memory access, read 0x00A0 L3D_CACHE_RD Level 3 data cache access, read 0x4006 L1I_CACHE_LMISS Level 1 instruction cache long latency miss 0x4009 L2D_CACHE_LMISS_RD Level 2 data cache long-latency read miss 0x400A L2I_CACHE_LMISS Level 2 instruction cache long latency miss 0x400B L3D_CACHE_LMISS_RD Level 3 data cache long-latency read miss	1. Check the MEM_ACCESS_RD event support & get event number from PAL API should be filled by the vendor 2. Program PMU counter to monitor MEM_ACCESS_RD event. 3. Use same algo for MEM_ACCESS to generate and monitor this event. For Lx Data Cache related events 4. Check the required data cache event support & get event number from PAL API should be filled by the vendor 5. Program PMU counter to monitor required data cache event. 6. Use same algo for MEM_ACCESS to generate and monitor this event. For Lx Instruction Cache related events 7. Check the required instruction cache event support & get event number from PAL API should be filled by the vendor 8. Program PMU counter to monitor required instruction cache event. 9. Generate instruction workload
PMU Linux test	PMU_EV_03	L7	The events that are listed below measure TLB effectiveness, for each applicable level of PE TLB: 0x0013 MEM_ACCESS Data memory access 0x0025 L1D_TLB Level 1 data TLB access 0x0026 L1I_TLB Level 1 instruction TLB access 0x0034 DTLB_WALK Data TLB access with at least one translation table walk	For MEM_ACCESS refer to PMU_EV_02 For TLB events refer to PMU_EV_02 cache workload

Test number	Rule ID	Level	Rule	Algorithm
			0x0035 ITLB_WALK Instruction TLB access with at least one translation table walk	
	PMU_EV_04	L7	If the L<n>D and L<n>I cache and TLB events count both demand and non-demand accesses, then the PE must implement additional events that count only demand accesses.	Not Implemented No Demand access event defined in current SBSA 7.0 Specification.
PMU Linux test	PMU_EV_05	L7	The events listed in the following table must be implemented for cycle accounting: 0x0011 CPU_CYCLES Cycle 0x0023 STALL_FRONTEND No operation sent for execution due to the frontend 0x0024 STALL_BACKEND No operation sent for execution due to the backend 0x003C STALL No operation sent for execution 0x4005 STALL_BACKEND_MEM Memory stall cycles	For CPU_CYCLES Refer PMU_EV_01.
PMU Linux test	PMU_EV_06	L7	The events in the following table must be implemented for Section B.3.3: 0x0011 CPU_CYCLES Cycle 0x003A OP_RETIREED Micro-operation architecturally executed 0x003B OP_SPEC Micro-operation speculatively executed 0x003D STALL_SLOT_BACKEND No operation sent for execution on a slot due to the backend 0x003E STALL_SLOT_FRONTEND No operation sent for execution on a slot due to the frontend 0x003F STALL_SLOT No operation sent for execution on a slot	For CPU_CYCLES Refer to PMU_EV_0 For OP_ RETIREED <ol style="list-style-type: none"> 1. Read PMCEID1_ELO <bit 0x1A> to check support of OP_ RETIREED event and should be 1 2. Program PMU counter to monitor OP_ RETIREED event. 3. Refer algorithm of INST_RETIREED to generate & monitor event For OP_ SPEC <ol style="list-style-type: none"> 1. Read PMCEID1_ELO <bit 0x1B> to check support of OP_SPEC event and should be 1 2. Program PMU counter to monitor OP_ SPEC event. 3. Refer algorithm of OP_RETIREED to generate & monitor event
PMU Linux test	PMU_EV_07	L7	The events listed below must be implemented for measuring workload:	For FP_FIXED_OPS_SPEC

Test number	Rule ID	Level	Rule	Algorithm
			<p>0x80C1 FP_FIXED_OPS_SPEC Non-scalable floating-point element operations speculatively executed</p> <p>0x80C9 INT_FIXED_OPS_SPEC Non-scalable integer element operations speculatively executed</p> <p>If SVE is implemented, the events listed in the following table must be implemented for measuring workload:</p> <p>0x80C0 FP_SCALE_OPS_SPEC Scalable floating-point element operations speculatively executed</p> <p>0x80C8 INT_SCALE_OPS_SPEC Scalable integer element operations speculatively executed</p>	<ol style="list-style-type: none"> 1. Check the FP_FIXED_OPS_SPEC event support & get event number from PAL API should be filled by the vendor 2. Program PMU counter to monitor FP_FIXED_OPS_SPEC event. 3. Call stimulus to generate the event 4. In stimulus, define 2 variables with data type of float32x2_t 5. Add these in a loop using neon instruction float32x2_t vadd_f32 (float32x2_t, float32x2_t), and loop count will vary as per scaling factor 6. Read PMU counter. 7. Repeat steps 3 to 6 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counters moved accordingly. <p>For INT_FIXED_OPS_SPEC</p> <ol style="list-style-type: none"> 1. Check the INT_FIXED_OPS_SPEC event support & get event number from PAL API should be filled by the vendor 2. Program PMU counter to monitor INT_FIXED_OPS_SPEC event. 3. Call stimulus to generate the event 4. In stimulus, define 2 variables with data type of uint32x2_t 5. Add these in a loop using neon instruction uint32x2_t vadd_u32 (uint32x2_t, uint32x2_t), and loop count will vary as per scaling factor 6. Read PMU counter. 7. Repeat steps 3 to 6 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counters moved accordingly. <p>For SVE related instructions:</p> <p>Not Implemented. No server platform to test.</p>
PMU Linux test	PMU_EV_08	L7	<p>The events listed below are used to measure Section B.3.5</p> <p>0x000C PC_WRITE_RETIRED Instruction architecturally executed, condition code check pass, Software change of the PC.</p>	<p>For PC_WRITE_RETIRED</p> <ol style="list-style-type: none"> 1. Read PMCEID0_ELO <bit 0xC> to check support of PC_WRITE_RETIRED event and should be 1 2. Program PMU counter to monitor PC_WRITE_RETIRED event. 3. Call stimulus to generate event

Test number	Rule ID	Level	Rule	Algorithm
			<p>0x000D BR_IMMED_RETIRED Branch instruction architecturally executed, immediate</p> <p>0x000E BR_RETURN_RETIRED Branch instruction architecturally executed; procedure return taken.</p> <p>0x0021 BR_RETIRED Instruction architecturally executed, branch</p> <p>0x0022 BR_MIS_PRED_RETIRED Branch instruction architecturally executed; mis predicted</p> <p>0x8110 BR_IMMED_PRED_RETIRED Branch instruction architecturally executed, predicted immediate</p> <p>0x8111 BR_IMMED_MIS_PRED_RETIRED Branch instruction architecturally executed; mis predicted immediate</p> <p>0x8112 BR_IND_PRED_RETIRED Branch instruction architecturally executed, predicted indirect</p> <p>0x8113 BR_IND_MIS_PRED_RETIRED Branch instruction architecturally executed; mis predicted indirect</p> <p>0x8114 BR_RETURN_PRED_RETIRED Branch instruction architecturally executed, predicted procedure return</p> <p>0x8115 BR_RETURN_MIS_PRED_RETIRED Branch instruction architecturally executed; mis predicted procedure return</p> <p>0x8116 BR_INDNR_PRED_RETIRED Branch instruction architecturally executed, predicted indirect excluding procedure return.</p> <p>0x8117 BR_INDNR_MIS_PRED_RETIRED Branch instruction architecturally executed; mis predicted indirect excluding procedure return</p> <p>0x8118 BR_TAKEN_PRED_RETIRED Branch instruction architecturally executed, predicted branch, taken</p>	<p>4. In stimulus, execute any branch statement (if-else) multiple number of times based on scaling factor to change the flow of execution and change PC.</p> <p>5. Read PMU counter.</p> <p>6. Repeat steps 3 to 5 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counters moved accordingly.</p> <ul style="list-style-type: none"> For BR_IMMED_RETIRED <ol style="list-style-type: none"> 1. Read PMCEID0_ELO <bit 0xD> to check support of BR_IMMED_RETIRED and should be 1. 2. Program PMU counter to monitor BR_IMMED_RETIRED. 3. Call stimulus to generate event. 4. In stimulus, call a function (BL instruction) multiple number of times based on scaling factor, 5. Read PMU counter. 6. Repeat steps 3 to 5 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counters moved accordingly. For BR_RETURN_RETIRED <ol style="list-style-type: none"> 1. Read PMCEID0_ELO <bit 0xE> to check support of BR_RETURN_RETIRED and should be 1. 2. Program PMU counter to monitor BR_RETURN_RETIRED. 3. Refer algorithm of BR_IMMED_RETIRED event to generate the BR_RETURN_RETIRED event. <p>For BR_RETIRED</p> <ol style="list-style-type: none"> 1. Read PMCEID1_ELO <bit 0x1> to check support of BR_RETIRED and should be 1. 2. Program PMU counter to monitor BR_RETIRED. 3. Refer algorithm of BR_IMMED_RETIRED event to generate the BR_RETIRED event. <ul style="list-style-type: none"> For BR_MIS_PRED_RETIRED

Test number	Rule ID	Level	Rule	Algorithm
			<p>0x8119 BR_TAKEN_MIS_PRED_RETIREDD Branch instruction architecturally executed, mis predicted branch, taken</p> <p>0x811A BR_SKIP_PRED_RETIREDD Branch instruction architecturally executed, predicted branch, not taken</p> <p>0x811B BR_SKIP_MIS_PRED_RETIREDD Branch instruction architecturally executed; mis predicted branch, not taken</p> <p>0x811C BR_PRED_RETIREDD Branch instruction architecturally executed, predicted branch</p> <p>0x811D BR_IND_RETIREDD Branch instruction architecturally executed, indirect branch</p> <p>0x811E BR_INDNR_RETIREDD Branch instruction architecturally executed, indirect excluding procedure return</p>	<ol style="list-style-type: none"> 1. Read PMCEID1_ELO <bit 0x2> to check support of R_MIS_PRED_RETIREDD & should be 1. 2. Program required counter & PMU. 3. Call stimulus with to generate event. 4. In stimulus, run a conditional (if-else) branch statements with continues true condition & a false condition in between will generate this. 5. Read PMU counter. 6. Repeat steps 3 to 5 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counters moved accordingly. <p>For BR_IMMED_PRED_RETIREDD</p> <ol style="list-style-type: none"> 1. Check the BR_IMMED_PRED_RETIREDD event support & get event number from PAL API should be filled by the vendor. 2. Program PMU counter to monitor BR_IMMED_PRED_RETIREDD event. 3. Refer algorithm of BR_IMMED_RETIREDD to generate & monitor this event. <p>For BR_IMMED_MIS_PRED_RETIREDD</p> <ol style="list-style-type: none"> 1. Check the BR_IMMED_MIS_PRED_RETIREDD event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIREDD to generate and monitor event. <p>For BR_RETURN_PRED_RETIREDD</p> <ol style="list-style-type: none"> 1. Check the BR_RETURN_PRED_RETIREDD event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIREDD to generate and monitor event. <p>For BR_RETURN_MIS_PRED_RETIREDD</p> <ol style="list-style-type: none"> 1. Check the BR_RETURN_MIS_PRED_RETIREDD event support & get event number

Test number	Rule ID	Level	Rule	Algorithm
				<p>from PAL API should be filled by the vendor.</p> <ol style="list-style-type: none"> 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIRE to generate and monitor event. <p>For BR_TAKEN_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_TAKEN_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIRE to generate and monitor event. <p>For BR_TAKEN_MIS_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_TAKEN_MIS_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIRE to generate and monitor event. <p>For BR_SKIP_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_SKIP_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIRE to generate and monitor event. <p>For BR_SKIP_MIS_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_SKIP_MIS_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIRE to generate and monitor event.

Test number	Rule ID	Level	Rule	Algorithm
				<p>For BR_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_MIS_PRED_RETIRE to generate and monitor event. 4. For BR_INDNR_PRED_RETIRE 5. Check the BR_INDNR_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 6. Program required counter & PMU. 7. Refer algorithm of BR_IND_RETIRE to generate and monitor event. <p>For BR_INDNR_MIS_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_INDNR_MIS_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_IND_RETIRE to generate and monitor event. <p>For BR_IND_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_IND_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_IND_RETIRE to generate and monitor event. <p>For BR_IND_MIS_PRED_RETIRE</p> <ol style="list-style-type: none"> 1. Check the BR_IND_MIS_PRED_RETIRE event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Refer algorithm of BR_IND_RETIRE to generate and monitor event. <p>For BR_IND_RETIRE</p>

Test number	Rule ID	Level	Rule	Algorithm
				<ol style="list-style-type: none"> 1. Check the BR_IND_RETIRED event support & get event number from PAL API should be filled by the vendor. 2. Program required counter & PMU. 3. Call stimulus to generate event. 4. In stimulus, call assembly function with BR instruction multiple times. 5. BR instruction call depends on some conditional instructions and make the condition true and false to generate predicted and mis predicted branch events. 6. Read PMU counter. 7. Repeat steps 3 to 6 with different scaling factors (SMALL, MEDIUM, LARGE) and make sure the counters moved accordingly. <p>For BR_INDNR_RETIRED</p> <ol style="list-style-type: none"> 1. Check the BR_INDNR_RETIRED event support & get event number from PAL API should be filled by the vendor 2. Program required counter & PMU 3. Refer algorithm of BR_IND_RETIRED to generate and monitor event
PMU Linux test	PMU_EV_09	L7	The BR_RETIRED event must count unconditional taken branches.	Refer to PMU_EV_08 rule, BR_RETIRED event algorithm.
PMU Linux test	PMU_EV_10	L7	<p>The events listed in the following table are used to measure Section B.3.6</p> <p>0x0013 MEM_ACCESS Data memory access</p> <p>0x0019 BUS_ACCESS Bus access</p> <p>0x0034 DTLB_WALK Data TLB access with at least one translation table walk</p> <p>0x0035 ITLB_WALK Instruction TLB access with at least one translation table walk</p> <p>0x0060 BUS_ACCESS_RD Bus access, read</p> <p>0x0061 BUS_ACCESS_WR Bus access, write</p> <p>0x0066 MEM_ACCESS_RD Data memory access, read</p> <p>0x0067 MEM_ACCESS_WR Data memory access, write</p>	<p>For MEM_ACCESS</p> <p>Refer PMU_EV_02, MEM_ACCESS algorithm.</p> <p>For BUS_ACCESS</p> <ol style="list-style-type: none"> 1. Read PMCEID0_ELO <bit 0x19> to check support of BUS_ACCESS event and should be 1 2. Program PMU counter to monitor BUS_ACCESS event. 3. Refer to MEM_ACCESS algorithm to generate and monitor event <p>For BUS_ACCESS_RD</p> <ol style="list-style-type: none"> 1. Check BUS_ACCESS_RD event support & get event number from PAL API should be filled by the vendor. 2. Program PMU counter to monitor BUS_ACCESS_RD event. 3. Refer to MEM_ACCESS algorithm to generate and monitor event. <p>For BUS_ACCESS_WR</p>

Test number	Rule ID	Level	Rule	Algorithm
				<ol style="list-style-type: none"> 1. Check BUS_ACCESS_WR event support & get event number from PAL API should be filled by the vendor. 2. Program PMU counter to monitor BUS_ACCESS_WR event. 3. Refer to MEM_ACCESS algorithm to generate and monitor event. <p>For MEM_ACCESS_RD</p> <ol style="list-style-type: none"> 1. Check BUS_ACCESS_RD event support & get event number from PAL API should be filled by the vendor. 2. Program PMU counter to monitor BUS_ACCESS_RD event. 3. Refer to MEM_ACCESS algorithm to generate and monitor event. <p>For MEM_ACCESS_WR</p> <ol style="list-style-type: none"> 1. Check MEM_ACCESS_WR event support & get event number from PAL API should be filled by the vendor. 2. Program PMU counter to monitor MEM_ACCESS_WR event. 3. Refer to MEM_ACCESS algorithm to generate and monitor event
1103	PMU_EV_11	L7	<p>PEs in the base server system must either:</p> <ul style="list-style-type: none"> • Not implement any multithreaded PMU extension. PMEVTYPER<n>_ELO.MT are RESO. <p>ID_AA64DFR0_EL1.MTPMU == 0b1111.</p> <ul style="list-style-type: none"> • Implement the ARMv8.6-MTPMU extension. ID_AA64DFR0_EL1.MTPMU == 0b0001. 	Read ID_AA64DFR0_EL1.MTPMU[bits [51:48]] and should be either 0xF or 0x1.
1107	PMU_BM_1	L7	The base server system must implement bandwidth monitors for: Memory interface	<ol style="list-style-type: none"> 1. Get the number of memory ranges from SRAT ACPI table. 2. Get the corresponding proximity domain for the memory range. 3. Get the PMU node associated with memory controller and obtained proximity domain from APMT ACPI table. 4. Check if PMU node supports monitor or monitors which supports following events <ol style="list-style-type: none"> a. Inbound read bandwidth b. Inbound write bandwidth c. Outbound read bandwidth

Test number	Rule ID	Level	Rule	Algorithm
				<ul style="list-style-type: none"> d. Outbound write bandwidth e. Outbound total bandwidth f. Inbound total bandwidth 5. If all events supported by the node PASS the test, else FAIL.
1111	PMU_BM_2	L7	The base server system must implement bandwidth monitors for: PCIe interface	1. Get the number of ECAM regions in the system. 2. Get the PMU node associated with PCIE Root complex from APMT ACPI table. 3. Check if PMU node supports monitor or monitors which supports following events <ul style="list-style-type: none"> a. Inbound read bandwidth b. Inbound write bandwidth c. Outbound read bandwidth d. Outbound write bandwidth e. Outbound total bandwidth f. Inbound total bandwidth 4. If all events supported by the node PASS the test, else FAIL.
	PMU_BM_3	L7	The base server system must implement bandwidth monitors for: External accelerator interface.	Not Implemented Generating traffic for external accelerator for monitoring bandwidth events is IMP DEF.
	PMU_BM_4	L7	The base server system must implement bandwidth monitors for Chip-to-chip interface.	Not Implemented Generating traffic for chip2chip for monitoring bandwidth events is IMP DEF.
1110	PMU_MEM_1	L7	The base server system must implement average latency monitors for each memory interface.	1. Get the number of memory ranges from SRAT ACPI table. 2. Get the corresponding proximity domain for the memory range. 3. Get the PMU node associated with memory controller and obtained proximity domain from APMT ACPI table. 4. Check if PMU node supports monitor or monitors which supports following events <ul style="list-style-type: none"> a. Inbound open transactions b. Inbound total transactions c. Outbound open transactions d. Outbound total transactions 5. If all events supported by the node PASS the test, else FAIL

Test number	Rule ID	Level	Rule	Algorithm
1104	PMU_SYS_1	L7	<p>Each monitor for an interface must be capable of measuring all of the following measurements simultaneously:</p> <ul style="list-style-type: none"> • If the interface supports outbound read traffic, average outbound read latency. • If the interface supports outbound traffic, total outbound bandwidth. • If the interface supports inbound read traffic, average inbound read latency. • If the interface supports inbound traffic, total inbound bandwidth. <p>That is, up to 4 measurements (typically requiring up to 6 event counters) simultaneously.</p>	<ol style="list-style-type: none"> 1. Check if a Coresight-compatible system PMU is present. <ol style="list-style-type: none"> a. If not found, skip the test. 2. For each memory range in the SRAT table: <ol style="list-style-type: none"> a. Get the proximity domain. b. Locate the PMU node of type Memory Controller associated with this domain. c. Verify the PMU supports at least 6 monitors. d. Configure 6 PMU events: <ol style="list-style-type: none"> i. Inbound total bandwidth ii. Outbound total bandwidth iii. Inbound open transactions iv. Inbound total transactions v. Outbound open transactions vi. Outbound total transactions e. Enable all 6 monitors. f. Generate 2 MB memory traffic and record PMU counters as t1. g. Reset and re-enable all monitors. h. Generate 4 MB memory traffic and record PMU counters as t2. i. For each monitor, check if t2 is greater than t1. If not, fail the test. 3. For each PCIe Root Complex PMU node: <ol style="list-style-type: none"> a. Verify ECAMs are present. b. Verify the PMU supports at least 6 monitors. c. Configure the same 6 PMU events. d. Enable all 6 monitors. e. Generate PCIe traffic for PCIE_MAX_DEV/2 and record counters as t1. f. Reset and re-enable all monitors.

Test number	Rule ID	Level	Rule	Algorithm
				<ul style="list-style-type: none"> g. Generate PCIe traffic for PCIE_MAX_DEV and record counters as t2. h. For each monitor, check if t2 is greater than t1. If not, fail the test. <ul style="list-style-type: none"> 4. If no PCIe RC PMU node is found but ECAMs are reported, fail the test. 5. If all measurements are valid, pass the test.
1105	PMU_SYS_2	L7	<p>Each monitor for an interface must be capable of measuring all of the following measurements simultaneously:</p> <ul style="list-style-type: none"> • If the interface supports outbound read traffic, outbound read bandwidth and average outbound read latency. • If the interface supports outbound write traffic, outbound write bandwidth. • If the interface supports inbound read traffic, inbound read bandwidth and average inbound read latency. • If the interface supports inbound write traffic, inbound write bandwidth. <p>That is, up to 6 measurements (typically requiring up to 8 event counters) simultaneously.</p>	<ul style="list-style-type: none"> 1. Check if a Coresight-compatible system PMU is present. <ul style="list-style-type: none"> a. If not found, skip the test. 2. For each memory range in the SRAT table: <ul style="list-style-type: none"> a. Get the proximity domain. b. Locate the PMU node of type Memory Controller associated with this domain. c. Verify the PMU supports at least 8 monitors. d. Configure 8 PMU events: <ul style="list-style-type: none"> i. Inbound read bandwidth ii. Inbound write bandwidth iii. Outbound read bandwidth iv. Outbound write bandwidth v. Inbound open transactions vi. Inbound total transactions vii. Outbound open transactions viii. Outbound total transactions e. Enable all 8 monitors. f. Generate 2 MB memory traffic and record PMU counters as t1. g. Reset and re-enable all monitors. h. Generate 4 MB memory traffic and record PMU counters as t2. i. For each monitor, check if t2 is greater than t1. If not, fail the test.

Test number	Rule ID	Level	Rule	Algorithm
				<ol style="list-style-type: none"> 3. For each PCIe Root Complex PMU node: <ol style="list-style-type: none"> a. Verify ECAMs are present. b. Verify the PMU supports at least 8 monitors. c. Configure the same 8 PMU events. d. Enable all 8 monitors. e. Generate PCIe traffic for PCIE_MAX_DEV/2 and record counters as t1. f. Reset and re-enable all monitors. g. Generate PCIe traffic for PCIE_MAX_DEV and record counters as t2. h. For each monitor, check if t2 is greater than to t1. i. If not, fail the test. 4. If no PCIe RC PMU node is found but ECAMs are reported, fail the test. 5. If all measurements are valid, pass the test.
1108	PMU_SYS_5	L7	<p>For NUMA systems, each monitor must be capable of collecting measurements for each of the following traffic groups simultaneously:</p> <ul style="list-style-type: none"> • Local node traffic and remote node traffic. • All traffic. 	<ol style="list-style-type: none"> 1. Get the number of memory ranges from SRAT ACPI table. Test fails if no memory ranges found. 2. Get Local PE info such as PE UID from PE info table, PE proximity domain from SRAT info table. 3. Get the PMU node associated with memory controller from APMT table local to the primary PE 4. Get base address of the PMU node from APMT table. 5. Confirm the PMU supports at least 3 counters for 3 bandwidth events (Local, Remote and All traffic) 6. Program PMU_EVTYPERN to monitor a specific event. The implementation defined event IDs will be obtained from PAL API. 7. Configure PMCR.E to enable PMU 8. Configure PMU_CNTENSET<n> to enable counter n 9. Get remote PE info. Remote PE proximity domain and UID from SRAT info table and Remote PE index from PE info table. 10. Get Base address of the memory controller local to the PE from SRAT info table.

Test number	Rule ID	Level	Rule	Algorithm
				11. Allocate 4MB of memory at base address obtained for the corresponding proximity domain. 12. Generate memory traffic to the local memory controller from both local PE and remote PE. 13. Initiate read/write to memory for 2 MB and read PMU_EVCNTRn for first count. 14. Configure PMU_CNTENCLR<n> to disable counter n. 15. Configure PMU_CNTENSET<n> to enable counter n. 16. Initiate read/write to memory for 4 MB and read PMU_EVCNTRn for second count. 17. Configure PMCR.E to disable PMU The bandwidth measurements of second run should be greater than first run.
1109	PMU_SYS_6	L7	For interfaces that carry multiple types of traffic, each monitor must be capable of filtering monitored traffic that is based on its traffic type.	
	PMU_SYS_7	L7	Each significant cache in the base server system must be capable of measuring cache effectiveness	Will be covered as part of PMU_EV_02
	PMU_SEC_1	L7	When deployed in production systems, performance monitors must not expose Secure data to untrusted software.	Not Implemented No generic secure PMU events are mentioned in the specification. Also don't have access to secure memory map from UEFI shell.

2.11 MPAM

Test number	Rule ID	Level	Rule	Algorithm
1001	S_L7MP_01	L7	PEs must implement the MPAM extension. See FEAT_MPAM in [2].	Read the system register ID_AA64PFR1_EL1 Check for the below condition if ((ID_AA64PFR1_EL1.MPAM > 0) (ID_AA64PFR1_EL1.MPAM_frac > 0))

Test number	Rule ID	Level	Rule	Algorithm
1008	S_L7MP_02	L7	PEs must implement a minimum of 16 physical partition IDs.	<p>Read the system register MPAMIDR_EL1</p> <p>Check for the below condition</p> <p>if(MPAMIDR_EL1.PARTID_MAX > 16) ?</p>
1002	S_L7MP_03	L7	The implementation must provide MPAM Cache Storage Usage monitors for the last-level cache.	<ol style="list-style-type: none"> 1. Check if PE implements MPAM 2. Get Last level Cache index from PPTT ACPI table 3. Get Cache ID corresponding to the Last level cache index 4. Get MSC count from MPAM ACPI Table. Test fails if no nodes found, 5. Iterate though all the MSC nodes and visit each node which is of type PE Cache and has Cache ID matching the Last level cache. 6. Check if Last level cache supports CSU monitor. MPAMF_MSMON_IDR.MSMON_CSU should read 0b1
1009	S_L7MP_04	L7	Last-level cache must provide a minimum of 16 Cache Storage Usage monitors	<ol style="list-style-type: none"> 1. Follow Steps 1 - 5 from the rule S_L7MP_03. 2. Check if Last level cache has at least 16 CSU monitors. MPAMF_CSUMON_IDR.IDR_NUM_MON >=16

Test number	Rule ID	Level	Rule	Algorithm
1003	S_L7MP_05	L7	The implementation must provide MPAM Memory Bandwidth Usage monitors (MBWUs) for the interfaces that provide general purpose memory	<ol style="list-style-type: none"> 1. Check if PE Implements MPAM 2. Get MSC count from MPAM ACPI Table. Test fails if no nodes found. 3. Confirm MSC mpam version is 1.1 using MPAM_AIDR register 4. Read MPAM_EL2 register and store it in a temporary variable. 5. Program MPAM_EL2 with default PARTID and PMG values to generate traffic, 6. Visit each MPAM MSC node of type Memory and check for following conditions. 6. Check if MSC supports MBWU monitor. MPAMF_MSMON_IDR.MSMON_MB WU should read 0b1 8. Select Resource Instance if RIS feature is implemented 9. Get Memory Base address and length from SRAT ACPI table. 10. Configure MBWU monitors and enable monitoring 11. Perform a memory copy of 64KB to the address obtained from SRAT table. 12. Measure the MPAM MBWU monitor for bandwidth count. 13. The monitor should count both read and write bandwidth, the bandwidth count should be twice of the buffer size of 64KB. 14. Free the Allocated buffers.
	S_L7MP_06	L7	The MBWUs must implement the MPAM v1.1 64-bit MBWU extension. See FEAT_MPAMv1p1 in [2].	Covered by SBSA test 1003

Test number	Rule ID	Level	Rule	Algorithm
1004	S_L7MP_07	L7	The MBWUs for an interface must be sized so that they can count the total number of bytes that are transferred in a ten-second window when operating at maximum capacity	<ol style="list-style-type: none"> 1. Check if PE implements MPAM v1.1 2. Get MSC count from MPAM ACPI Table. Test fails if no nodes found. 3. Visit each MPAM MSC node of type Memory and check for following conditions. 4. Check if MSC supports MBWU monitor. MPAMF_MSMON_IDR.MSMON_MB WU should read 0b1 5. Check if MSC supports MPAM Long MBWU monitor, MPAMF_MSMON_IDR.HAS_LONG should read 0b1 6. Get Max bandwidth details from HMAT ACPI table. 6. Check if 63-bit counter is implemented MPAMF_MBWUMON_IDR.LWD == 1) and Max bandwidth supported is 1.6TB.
1005	S_L7MP_08	L7	The memory map of each Memory-System Component (MSC) that is accessible to Normal world software must be in global address space and have no overlap with other MSCs or peripherals.	<ol style="list-style-type: none"> 1. Get MSC count from MPAM ACPI Table. Test fails if no nodes found 2. Get Number of USB, UART and SATA controllers and their base addresses form Peripheral info table. 3. Visit Each MSC node and check if the base address overlaps with adjacent MSC nodes and USB , UART and SATA controllers

Test number	Rule ID	Level	Rule	Algorithm
1006, 1007	S_L7MP_03	L7	<p>The implementation must provide MPAM Cache Storage Usage monitors for the last-level cache.</p> <p>Last-level cache must provide a minimum of 16 Cache Storage Usage monitors</p>	<ol style="list-style-type: none"> 1. Get Cache size, Max PARTID, Max PMG, CSUMON count, CPOR NODES 2. Configure CPOR with Max PARTID and 75% of Cache size 3. Allocate Source and Destination buffers for 50% of Cache size 4. Configure monitor with PMG1 and Max PARTID, 5. Enable CSU Monitor. 6. Generate PE traffic with PMG2 and Max PARTID 7. Read CSU Monitor and store in storage_value1 8. Disable and Reset Monitor. 9. Enable CSU monitor. 10. Generate PE traffic with PMG1 and Max PARTID 11. Read CSU Monitor and store in storage_value2. 12. Disable and Reset Monitor. 13. Test fails if storage_value1 is nonzero or storage_value2 is zero 14. Restore MPAM_EL2 and free the buffers. 15. For LLC Requirements satisfy the below condition: For Last-level cache reported by PPTT ACPI Table, the memory mapped register field MPAMF_IDR.HAS_CPOR_PART of corresponding MSC node in MPAM ACPI table must read b1.

2.12 GPU

Test number	Rule ID	Level	Rule	Algorithm
	GPU_01	FR	PCIe integration requirements as defined in Section 1.7.7.1 (S_PCl_e_01, S_PCl_e_02, S_PCl_e_03, S_PCl_e_04, S_PCl_e_05) must be implemented.	Covered by Tests 861, 905, 908
	GPU_02	FR	<p>The system must support peer-to-peer read and write transactions between all Endpoints in the system, including those belonging to different Root Port downstream hierarchies. As described in the PCI Express Base Specification [1], there are two mechanisms by which a Root Complex may support peer-to-peer transactions:</p> <ol style="list-style-type: none"> 1. The Root Complex “takes ownership” of the Transactions as a Completer and initiates separate Transactions as a Requester to the peer. 2. The Root Complex routes TLPs directly between peers. Note that in some configurations, Completions may take a different route than Requests and may not pass through the Root Complex. 	Covered by test 908
	GPU_03	FR	<p>The peer-to-peer rules as defined in the Arm BSA [3] document are mandatory:</p> <ul style="list-style-type: none"> • PCI_PP_02 • PCI_PP_03 • PCI_PP_04 • PCI_PP_05 <p>Additionally, the information statement PCI_PP_06 is a mandatory rule for all switches in the system</p>	Covered By BSA Tests 817, 818, 819, 901, 902, 914

Test number	Rule ID	Level	Rule	Algorithm
889, 324	GPU_04	FR	<p>The Root Ports and System MMUs in the system must support PCIe ATS.</p> <p>Root Port support is indicated by the following PCI Express capabilities:</p> <ul style="list-style-type: none"> • ATS Extended Capability • Page Request Extended Capability <p>System MMU support is indicated by the following SMMUv3 capabilities:</p> <ul style="list-style-type: none"> • SMMU_IDR0.ATS • SMMU_IDR0.PRI 	<p>1. Check for Page Request and ATS extended capability for all root ports.</p> <p>2. The SMMU Memory mapped register fields SMMU_IDR0.ATS and SMMU_IDR0.PRI must read 0b1.</p>

2.13 ETE

Test number	Rule ID	Level	Rule	Algorithm
-	ETE_01	FR	In a system with multiple PEs, each PE that is to be used in the same operating system or hypervisor must be compliant with at least the same ETE level.	This is covered by remaining ETE tests combined.
1401	ETE_02	FR	Each PE in the system must be provided with a trace unit compliant with the Embedded Trace Extension (FEAT_ETE).	Check ID_AA64DFR0_EL1.TraceVer, bits [7:4] non-zero value indicate FEAT_ETE support

Test number	Rule ID	Level	Rule	Algorithm
1402	ETE_03	FR	<p>The trace unit must support the following ETE features:</p> <ul style="list-style-type: none"> • Cycle counting with a cycle counter that is at least 12-bits in size. • At least one address comparator pair. • At least one Context ID comparator. • At least one Virtual context identifier comparator if the PE implements EL2. • At least one single-shot comparator control. • At least one event in the trace. • At least two counters. • The sequencer state machine. • At least four resource selection pairs. 	<ol style="list-style-type: none"> 1. Check TRCIDR0.TRCCCI[7] == 1 indicates at least 12-bit cycle counting implemented for trace unit. 2. Check TRCIDR4.NUMACPAIRS, bits [3:0] non-zero indicates at least one address comparator pair. 3. Check TRCIDR4.NUMCIDC, bits [27:24] non-zero value indicates at least one Context ID comparator. 4. Check TRCIDR4.NUMVMIDC, bits [31:28] non-zero value indicates at least one Virtual Context ID. 5. Check TRCIDR4.NUMSSCC, bits [23:20] non-zero value indicates at least one single-shot comparator. 6. Check TRCIDR4.NUMRSPAIR, bits [19:16] non-zero indicates at least one ETE event implemented, (non-zero value + 1) Indicates number of resource selection pairs for trace. 7. Check TRCIDR5.NUMCNTR, bits [30:28] indicates no of Counters for trace. 8. Check TRCIDR5.NUMSEQSTATE, bits [27:25] non-zero value indicates sequencer is implemented. 9. Check TRCIDR4.NUMRSPAIR, bits [19:16] >= 3.
1403	ETE_04	FR	All trace units must share the same physical timestamp source.	<ol style="list-style-type: none"> 1. Store Start timestamp by reading CNTPCT_el0. 2. Setup Trace and Generate Trace 3. Check TRBPTR_EL1 is incremented. 4. Store End Timestamp. 5. Run Steps 1-4 for all the PE's 6. Compare timestamps across the PE's, all the PE's should have incremental timestamp.
1404	ETE_05	FR	When TRFCR_EL1 and TRFCR_EL2 are used to select the time source, the selection of CoreSight time and Physical time must select the same time source. This means that there is no difference between CoreSight time and Physical time.	<ol style="list-style-type: none"> 1. Generate Trace when SelfHostedTraceEnabled = TRUE. This will capture the Physical time as TRFCR_EL is set to Physical Timestamp. 2. Generate Trace when SelfHostedTraceEnabled = FALSE, this will capture the Coresight Time. 3. Again Repeat the Step 1. 4. Compare all the timestamps, it should be in increasing order.

Test number	Rule ID	Level	Rule	Algorithm
1409	ETE_06	FR	The trace units for all PEs must be able to be enabled concurrently and generate trace concurrently.	<ol style="list-style-type: none"> 1. Store Start timestamp by reading CNTPCT_el0. 2. Setup Trace and Generate Trace 3. Check TRBPTR_EL1 is incremented. 4. Store End Timestamp. 5. Run Steps 1-4 for all the PE's 6. Compare timestamps for each PE, all the PE's should have incremental timestamp.
1405	ETE_07	FR	Each PE in the system must implement the Trace Buffer Extension (FEAT_TRBE).	Check ID_AA64DFR0_EL1.TraceBuffer, bits [47:44] non-zero value indicate FEAT_TRBE support
1406	ETE_08	FR	All the TRBE trace buffers must implement Flag Updates, or all TRBE trace buffers must not implement Flag Updates. TRBIDR_EL1.F must be the same for all TRBE trace buffers.	Check TRBIDR_EL1.F[Bit 5] must be same for all TRBE trace buffers
1407	ETE_09	FR	All the TRBE trace buffers must implement the same minimum alignment constraints. TRBIDR_EL1.Align must be the same for all TRBE trace buffers.	Check TRBIDR_EL1.Align[3:0] must be same for all TRBE trace buffers
1408	ETE_10	FR	An implementation must reserve a PPI for the TRBE interrupt to PE.	Check if GICC Trbe interrupt is PPI (From MADT Table - GICC Structure)

Appendix A Revisions

This appendix describes the technical changes between released issues of this book.

Table A-1 Issue 02

Change	Location
First release	-

Table A-2 Difference between Issue 02 to Issue 03

Change	Location
New PCIe tests are added.	See PCIe

Table A-3 Difference between Issue 03 to Issue 04

Change	Location
Added SBSA Level 6 PE and SMMU tests.	See <ul style="list-style-type: none"> • PE • IO Virtualization
Added new PCIe tests and Exerciser tests that are related to Address Translation Service, Peer-to-Peer, and ACS rules.	See PCIe

Table A-4 Difference between Issue 04 to Issue 05

Change	Location
Memory test for unpopulated address space access waived off and implemented for bare-metal.	See Test Scenarios
Fixes in test PE and GIC.	See <ul style="list-style-type: none"> • PE • GIC
Enabling mmio prints dumps on demand.	See Test Scenarios
Enabled new ARI test	See Test Scenarios
Enabled bare-metal driver for GIC.	See GIC
PCIe Enumeration enhancements.	See PCIe
Bug fix and enhancements related to P2P, SMMU and PCIe.	See <ul style="list-style-type: none"> • IO Virtualization • PCIe
Updated interrupt related test cases.	See Test Scenarios
Additional support provided for running ACS on bare-metal.	See Test Scenarios

Table A-5 Difference between Issue 05 to Issue 06

Change	Location
No technical changes	

Table A-6 Difference between Issue 06 to Issue 0701-01

Change	Location
Added SBSA rule id mapping to test	See Test Scenarios
New RAS section added	See RAS
New PMU section added	See PMU
New MPAM section added	See MPAM

Table A-7 Difference between Issue 0701-01 to Issue 0701-02

Change	Location
Added SBSA rule id mapping to test	See Test Scenarios
Memory Map Test base number changed from 1300 to 100 series	
PCIe Test base number changed from 400 to 800 series	
GIC Test base number changed from 100 to 200 series	
SMMU Test base number changed from 700 to 300 series	
Watchdog Test base number changed from 300 to 700 series	
PCIe exerciser Test base number changed from 800 to 900 series	

Table A-7 Difference between Issue 0701-02 to Issue 0701-03

Change	Location
Added PCIe rules	See PCIe
Change in numbering of exerciser tests	See PCIe

Table A-7 Difference between Issue 0701-03 to Issue 0701-04

Change	Location
Added SBSA Future Requirements Rules	See ETE PE GPU PCIe

Table A-7 Difference between Issue 0701-05 to Issue 0701-06

Change	Location
Added SBSA Errata updates in GIC, Timer and MPAM	See GIC Timer MPAM

Table A-7 Difference between Issue 0701-06 to Issue 0701-07

Change	Location
Changes to Test ID in PE, Timer, Memory, GIC, Watchdog, SMMU, Peripheral, PCIe	See PE GIC Timer Memory Watchdog SMMU PCIe Peripheral MPAM

Table A-7 Difference between Issue 0701-06 to Issue 0701-07

Change	Location
Scenarios and test numbers were updated for rule-based test split activity	-