Table of Content

Table of Revesions

Revisions & Change Log

Rev	Description	Date	Approved
X1	Initial Draft	06/25/15	
X2			
X3			
X4			
X5			
X6			
X7			
A			
A1			
B			
C			
D			
D1			

WaRP7 IO Board

freescale

ICAP Classification: FCP:___ FIUO:___ PUBI: X

Drawing Title: WaRP7-IO Board

Page Title: 01-Title Sheet

Size C | Document Number <Doc> | Rev A

Date: Friday, November 06, 2015 | Sheet 1 of 7

Warp7 IO Board Block Diagram



Power Distribution Diagram



freescale

ICAP Classification: FCP:___ FIUO:___ PUBI: X

Drawing Title: WaRP7-IO Board

Page Title: 02-Block Diagram

Size	Document Number	Rev
C	<Doc>	A

Date: Friday, November 06, 2015 Sheet 2 of 7

Debug UART



Layout:Route 90 ohm DIFF

Option: Discharge resistor for debug uart

In the original design,U1(74LVC125ABQ-Q100) is active low, but the OE output of U2 is high level.
So we changed U1 from 74LVC125ABQ-Q100 to 74LCX126BQX which is active high.



Note:
Debug UART1 for Cortex-A7
Debug UART2 for Cortex-M4

For driver installation, please refer to
http://www.ftdichip.com/Documents/InstallGuides.htm

JTAG



PERI 3V15 (1A)



Vout=(R2+R6)*0.6/R6

freescale

ICAP Classification:	FCP:	FIUO: PUBI: X
Drawing Title:	WaRP7-IO Board	
Page Title:	03-Debug UART & JTAG	
Size C	Document Number <Doc>	Rev A
Date: Tuesday, February 16, 2016	Sheet 3 of 7	

Barometer/Altimeter



Accelerometer & Magnetometer



Gyroscope



SENSOR_INT



Note: The sensors' interrupts is wired to processor by a OR circuit , the software will determine which device asserted the interrupt.

freescale

ICAP Classification: FCP:___ FIUO:___ PUBI: X

Drawing Title: **WaRP7-IO Board**

Page Title: **04-Sensor**

Size	Document Number	Rev
C	<Doc>	A

Date: Friday, November 06, 2015 Sheet 4 of 7

MikroBUS

http://www.mikroe.com/



Switch

Power Botton



POR Botton



User Botton



Audio



freescale

ICAP Classification:	FCP:___ FIUO:___ PUBI: X	
Drawing Title:	**WaRP7-IO Board**	
Page Title:	**05-Audio & MikroE & Switches**	
Size: C	Document Number: <Doc>	Rev: A
Date: Friday, November 06, 2015	Sheet 5 of 7	

DSI



TOUCH



NTAG_I2C



freescale

ICAP Classification: FCP:___ FIUO:___ PUBI: X

Drawing Title: **WaRP7-IO Board**

Page Title: **06-NTAG IIC & CSI & DSI**

Size	Document Number	Rev
C	<Doc>	A

Date: Friday, November 06, 2015 Sheet 6 of 7

BATTERY IN



BOOT MODE

BOOT_MODE	1	0
FUSES	0	0
MANUFACTURE	0	1
INTERNAL BOOT	1	0
TEST MODE	1	1



B2B Connector

Note:All clock signals are isolated to other signals with GND.





freescale

ICAP Classification: FCP:___ FIUO:___ PUBI: X

Drawing Title: **WaRP7-IO Board**

Page Title: **07-Connector**

Size	Document Number	Rev
C	<Doc>	A

Date: Tuesday, February 16, 2016 Sheet 7 of 7