




# WISE-1530 A101-2 Block Diagram



M2.COM GoldFinger


+V3.3 @ 0.8 A


+VBAT\_R @ 5.8 uA


+VBAT

WM-BN-BM-22

ADVANTECH			
Title		POWER BLOCK DIAG.	
Size	Document Number	WISE-1530	Rev
	Monday, April 24, 2017		A101-2
Date:	Sheet	3	of 9







ADVANTECH			
Title			
JTAG			
Size	Document Number	WISE-1530	Rev
	Monday, April 24, 2017		A101-2
Date:		Sheet	6 of 9



D

C

B

A

D

C

B

A

5

4

3

2

1

5

4

3

2

1

5

4

3

2

1

US1 / WM-BN-BM-22			STM32F412RG (LQFP64)					WISE-1530 Configuration			US1 / WM-BN-BM-22			STM32F412RG (LQFP64)					WISE-1530 Configuration			
Pin No	Symbol	Pin No	Pin Name (Function After Reset)	Pin Type	I/O Structure	Alternate Function	Additional Function	M2.COM Pin No	S/W Prog.	Signal Name	Pin No	Symbol	Pin No	Pin Name (Function After Reset)	Pin Type	I/O Structure	Alternate Function	Additional Function	M2.COM Pin No	S/W Prog.	Signal Name	
1	I2S_CK	33	G3(PB12)	I/O	FT	TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, SPI4_NSS/I2S4_WS, SPI3_SCK/I2S3_CK, USART3_CK, CAN2_RX, DFSDM1_DATIN1, FSMC_D13/FSMC_DAI3, EVENTOUT	-	8	I2S3_CK	I2S_CK_MICRO	34	qSPI_I03	25	O5(PC5)	I/O	FT	IC2FMP1_SDA, USART3_RX, QUADSPI_BK2_I03, FSMC_N0B, EVENTOUT	ADCL15	55	ADCL15	ADC3_MICRO	
											35	qSPI_CLK	28	G4(PB2)	I/O	FT	DFSDM1_CLKIN, QUADSPI_CLK, EVENTOUT	BOOT1	NA	BOOT1	BOOT1	
2	I2S_WS	20	O6(PA6)	I/O	FT	SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, DFSDM1_DATIN1, FSMC_D6, EVENTOUT	ADCL4	10	I2S3_WS	I2S_WS_MICRO	36	qSPI_I00	22	H6(PA6)	I/O	FT	TIM1_BKIN, TIM3_CH1, TIM6_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, QUADSPI_BK2_I00, SDIO_CMD, EVENTOUT	ADCL6	47	ADCL6	ADC0_MICRO	
											37	OND	-	-	-	OND	-	OND	-			
3	I2S_MCK	59	H4(PB9)	I/O	FT	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, I2S3_MCK, USART3_TX, IC2FMP1_SCL, SDIO_D7, EVENTOUT	-	22 (Option)	USART3_TX	USART_TX	38	MICRO_UART_RX	43	D2(PA10)	I/O	FT	TIM1_CH3, SPI5_MOSI/I2S5_SD, USART1_RX, USB_FS_ID, EVENTOUT	-	32 (Option)	USART1_RX	UART_RX_MICRO	
											39	MICRO_UART_TX	42	D1(PA9)	I/O	FT	TIM1_CH2, I2C3_SMBA, USART1_TX, USB_FS_VBUS, SDIO_D2, EVENTOUT	-	22 (Option)	USART1_TX	UART_TX_MICRO	
5	MICRO_OPHO_3	4	C7(PC15)	I/O	FT	EVENTOUT	OSC32_OUT	-	-	32K_OUT	40	MICRO_ITAO_TCK	49	E2(PA14)	I/O	FT	ITCK-SWCLK, EVENTOUT	-	NA	ITCK-SWCLK	ITAO_TCK_MICRO	
6	MICRO_OPHO_2	27	F4(PB1)	I/O	FT	TIM1_CH3N, TIM3_CH4, TIM6_CH2N, SPI5_NSS/I2S5_WS, DFSDM1_DATIN0, QUADSPI_CLK, EVENTOUT	ADCL9	20	CB_FWR_ON	CB_FWR_ON	41	MICRO_ITAO_TDO	55	A5(PB3)	I/O	FT	ITDO-SWO, TIM2_CH2, IC2FMP1_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, USART1_RX, I2C2_SDA, EVENTOUT	-	NA	ITDO-SWO	ITAO_TDO_MICRO	
											42	MICRO_ITAO_TRSTN	56	B4(PB4)	I/O	FT	ITRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, I2S3ext_SD, I2C3_SDA, SDIO_D0, EVENTOUT	-	NA	ITRST	ITAO_TRST_MICRO	
8	MICRO_OPHO_0	21	F5(PA5)	I/O	FT	TIM2_CH1/TIM2_ETR, TIM6_CH1N, SPI1_SCK/I2S1_CK, DFSDM1_CKIN1, FSMC_D7, EVENTOUT	ADCL5	38	OPHO	OPHO_0_MICRO	43	MICRO_ITAO_TDI	50	A2(PA15)	I/O	FT	ITDI, TIM2_CH1/TIM2_ETR, SPI2_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART1_TX, EVENTOUT	-	NA	ITDI	ITAO_TDI_MICRO	
9	AUTH_RST	2	B8(PC13)	I/O	FT	EVENTOUT	TAMP1	-	-	-	44	MICRO_ITAO_TMS	46	C2(PA13)	I/O	FT	ITMS-SWDIO, EVENTOUT	-	NA	ITMS-SWDIO	ITAO_TMS_MICRO	
10	AUTH_SCL	58	R5(PB6)	I/O	FT	TIM4_CH1, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, SDIO_D0, EVENTOUT	-	60	I2C0_SCL	I2C0_SCL	45	OND	-	-	-	-	-	-	OND	-	OND	-
											46	VDD_3V3	-	-	-	-	-	-	VCC	-	+V3.3	
11	AUTH_SDA	59	A6(PB7)	I/O	FT	TIM4_CH2, I2C1_SDA, USART1_RX, FSMC_NL, EVENTOUT	-	58	I2C1_SDA	I2C0_SDA	47	VDD_3V3	-	-	-	-	-	-	VCC	-	+V3.3	
											48	OND	-	-	-	-	-	OND	-	OND	-	
12	OND	-	-	-	-	-	-	OND	-	-	49	VDDIO_WIFI	-	-	-	-	-	-	VCC	-	+V3.3	
13	RF_SW_CTRL	-	-	-	-	-	-	OND	-	-	50	OND	-	-	-	-	-	-	OND	-	OND	-
14	OND	-	-	-	-	-	-	OND	-	-	51	MICRO_USB_HS_DP	45	C1(PA12)	I/O	FT	TIM1_ETR, SPI5_MISO, USART1_RTS, USART6_RX, CAN1_TX, USB_FS_DP, EVENTOUT	-	3	USB_FS_DP	MICRO_USB_HS_DP	
15	ANT	-	-	-	-	-	-	OND	-	-	52	MICRO_USB_HS_DM	44	D3(PA11)	I/O	FT	TIM1_CH4, SPI4_MISO, USART1_CTS, USART6_TX, CAN1_RX, USB_FS_DM, EVENTOUT	-	5	USB_FS_DM	MICRO_USB_HS_DM	
16	OND	-	-	-	-	-	-	OND	-	-												
17	OND	-	-	-	-	-	-	OND	-	-	53	MICRO_GPHO_7	35	G1(PB14)	I/O	FT	TIM1_CH2N, TIM6_CH2N, IC2FMP1_SDA, SPI2_MISO, I2S2ext_SD, USART3_RTS, DFSDM1_DATIN2, TIM12_CH1, FSMC_D0, SDIO_D6, EVENTOUT	-	16	EVENTOUT	CB_RESET_OUT#	
18	OND	-	-	-	-	-	-	OND	-	-												
19	OND	-	-	-	-	-	-	OND	-	-	54	BOOT0	60	D4	B	-	-	VPP	NA	-	BOOT0	
20	VDD_WIFI	-	-	-	-	-	-	VCC	-	-	55	OND	-	-	-	-	-	-	OND	-	OND	-
21	VDD_WIFI	-	-	-	-	-	-	VCC	-	-	56	OND	-	-	-	-	-	-	OND	-	OND	-
22	OND	-	-	-	-	-	-	OND	-	-	57	OND	-	-	-	-	-	-	OND	-	OND	-
23	MICRO_SPL_SSN	62	B6(PB9)	I/O	FT	TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, I2C2_SDA, SDIO_D5, EVENTOUT	-	68	SPI2_NSS	SPL_CS0#	58	OND	-	-	-	-	-	-	OND	-	OND	-
24	MICRO_SPL_SCK	34	G2(PB13)	I/O	FT	SPI2_MOSI/I2S2_SD, FSMC_A0, EVENTOUT	ADCL13	62	SPI2_MOSI	SPL_MOSI	59	OND	-	-	-	-	-	-	OND	-	OND	-
											60	OND	-	-	-	-	-	OND	-	OND	-	
25	MICRO_SPL_MISO	10	E7(PC2)	I/O	FT	TIM1_CH1M, IC2FMP1_SMBA, SPI2_SCK/I2S2_CK, SPI4_SCK/I2S4_CK, USART3_CTS, CAN2_TX, DFSDM1_CKIN1, EVENTOUT	ADCL12	64	SPI2_MISO	SPL_MISO	61	OND	-	-	-	-	-	-	OND	-	OND	-
											62	OND	-	-	-	-	-	OND	-	OND	-	
26	MICRO_RST_N	7	D7	I/O	RST	-	-	NRST	71	NRST	63	OND	-	-	-	-	-	-	OND	-	OND	-
27	MICRO_WKUP	8	D5(PC0)	I/O	FT	EVENTOUT	ADCL10, WKUP2	73	WKUP2	MODULE_WAKEUP#	64	OND	-	-	-	-	-	-	OND	-	OND	-
28	VBAT	-	-	-	-	-	-	+VBAT	65	-	65	OND	-	-	-	-	-	-	OND	-	OND	-
29	OND	-	-	-	-	-	-	OND	-	-	66	OND	-	-	-	-	-	-	OND	-	OND	-
30	OND	-	-	-	-	-	-	OND	-	-	67	OND	-	-	-	-	-	-	OND	-	OND	-
31	qSPI_I01	23	E5(PA7)	I/O	FT	TIM1_CH1M, TIM3_CH2, TIM6_CH1M, SPI1_MOSI/I2S1_SD, TIM14_CH1, QUADSPI_BK2_I01, EVENTOUT	ADCL7	49	ADCL7	ADCL1_MICRO	68	32K_IN	3	C8(PC14)	I/O	FT	EVENTOUT	OSC32_IN	NA	OSC32_IN	32K_IN	
											69	OND	-	-	-	-	-	OND	-	OND	-	
32	qSPI_I02	24	E4(PC4)	I/O	FT	I2S1_MCK, QUADSPI_BK2_I02, FSMC_NE4, EVENTOUT	ADCL14	53	ADCL14	ADC2_MICRO	70	BT_I2S_DO	-	-	-	-	-	-	NA	-	GPIO_5_WL	
											71	BT_I2S_WS	-	-	-	-	-	NA	-	I2S_WS_BT		
33	qSPI_NCS	52	B3(PC11)	I/O	FT	I2S3ext_SD, SPI3_MISO, USART3_RX, QUADSPI_BK2_NCS, FSMC_D2, SDIO_D3, EVENTOUT	-	32	USART3_RX	USART_RX	72	BT_I2S_CLK	-	-	-	-	-	-	NA	-	I2S_CLK_BT	
											73	BT_PCM_IN	-	-	-	-	-	NA	-	BT_PCM_IN		
34	qSPI_I03	25	O5(PC5)	I/O	FT	IC2FMP1_SDA, USART3_RX, QUADSPI_BK2_I03, FSMC_N0B, EVENTOUT	ADCL15	55	ADCL15	ADC3_MICRO	74	OND	-	-	-	-	-	-	OND	-	OND	-
											75	BT_HOST_WAKEUP	-	-	-	-	-	NA	-	BT_HOST_WAKEUP		
35	qSPI_CLK	28	G4(PB2)	I/O	FT	DFSDM1_CLKIN, QUADSPI_CLK, EVENTOUT	BOOT1	NA	BOOT1	BOOT1	76	NC	-	-	-	-	-	-	NA	-	GPIO_6_WL	
											77	BT_PCM_OUT	-	-	-	-	-	NA	-	BT_PCM_OUT		
36	qSPI_I00	22	H6(PA6)	I/O	FT	TIM1_BKIN, TIM3_CH1, TIM6_BKIN, SPI1_MISO, I2S2_MCK, TIM13_CH1, QUADSPI_BK2_I00, SDIO_CMD, EVENTOUT	ADCL6	47	ADCL6	ADC0_MICRO	78	WL_OPHO_1	-	-	-	-	-	-	NA	-	GPIO_3_WL	
											79	BT_PCM_CLK	-	-	-	-	-	NA	-	BT_PCM_CLK		
37	OND	-	-	-	-	-	-	-	-	-	80	BT_PCM_OUT	-	-	-	-	-	-	NA	-	BT_PCM_OUT	
											81	BT_PCM_SYNC	-	-	-	-	-	NA	-	BT_PCM_SYNC		
38	MICRO_UART_RX	43	D2(PA10)	I/O	FT	TIM1_CH3, SPI5_MOSI/I2S5_SD, USART1_RX, USB_FS_ID, EVENTOUT	-	32 (Option)	USART1_RX	UART_RX_MICRO	82	BT_PCM_IN	-	-	-	-	-	-	NA	-	BT_PCM_IN	
											83	OND	-	-	-	-	-	OND	-	OND	-	
39	MICRO_UART_TX	42	D1(PA9)	I/O	FT	TIM1_CH2, I2C3_SMBA, USART1_TX, USB_FS_VBUS, SDIO_D2, EVENTOUT	-	22 (Option)	USART1_TX	UART_TX_MICRO	84	BT_RTS	-	-	-	-	-	-	NA	-	RTS_BT	
											85	BT_CTS	-	-	-	-	-	NA	-	BT_CTS		
40	MICRO_ITAO_TCK	49	E2(PA14)	I/O	FT	ITCK-SWCLK, EVENTOUT	-	NA	ITCK-SWCLK	ITAO_TCK_MICRO	86	BT_CTS	-	-	-	-	-	-	NA	-	BT_CTS	
											87	BT_RXD	-	-	-	-	-	NA	-	RXD_BT		
41	MICRO_ITAO_TDO	55	A5(PB3)	I/O	FT	ITDO-SWO, TIM2_CH2, IC2FMP1_SDA, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, USART1_RX, I2C2_SDA, EVENTOUT	-	NA	ITDO-SWO	ITAO_TDO_MICRO	88	BT_TXD	-	-	-	-	-	-	NA	-	TXD_BT	
											89	BT_TXD	-	-	-	-	-	NA	-	BT_TXD		



WISE-1530 A101-1 PCB: 19A6153000-01 , 96 BOM: 9696W15300E , Date: 2016/12/20

1. First release.

WISE-1530 A101-2 PCB: 19A6153001-01 , 96 BOM: 9696W15300E , Date: 2017/04/24

A101-2.1. BOM: BRK remove.

A101-2.2. BT1 pin 6 (MICRO\_GPIO2) connect to M2.COM pin 20 (CB\_PWR\_ON) for power on signal

A101-2.3. Update Mapping table

A101-2.4. Add C20 for delay reset signal

A101-2.5. Modify system block diag.

A101-2.6. Change 32.768KHz (Y1) cap to 8pF.

A101-2.7. add GPIO3~6\_WL 0 ohm.

A101-2.8. Change R4, C6 to 0201 package, delete C5.

ADVANTECH		
HISTORY		
Size	Document Number	Rev
	WISE-1530	A101-2
Date:	Tuesday, April 25, 2017	Sheet 9 of 9