



Index

- Abstraction levels in microprocessor-based digital systems
- Introduction to RTL digital systems
 - Combinational Systems. Examples and VHDL description
 - Sequential Systems. Examples and VHDL description




Abstraction levels

Microprocessor-based systems can be described at different abstraction levels. Most commonly:

System level

Controller, sensor, actuator...






Abstraction levels

Microprocessor-based systems can be described at different abstraction levels. Most commonly:

System level Chip Level

Processor, main memory, cache...






Abstraction levels

Microprocessor-based systems can be described at different abstraction levels. Most commonly:

System level Chip Level

Register Transfer Level (RTL)

Register, decoder, multiplexer...





Introduction to RTL digital systems

- We will focus on the synthesis of RTL digital systems with VHDL
- It is important to understand and to be capable of designing RTL circuits because they are <u>essential</u> in a large number of basic <u>functions</u> of a microprocessor-based hardware architecture
- RTL systems can be classified into the same <u>categories</u> as <u>digital</u> <u>logic</u> systems
 - Combinational systems. Output is a function of only present inputs
 - Sequential systems. Output is a function of <u>present and past inputs</u>.
 Sequential systems have <u>memory</u> and therefore possible <u>states</u>



Combinational Systems


- Output is a function of only present inputs
- Output signals change as inputs change, only taking into consideration the <u>delay</u> due to the propagation through the logic gates and wires
- Most common combinational RTL digital systems
 - Multiplexer
 - Encoder
 - Decoder
 - Comparator
 - Tri-state buffer
 - ALU (Arithmetic Logic Unit)



Multiplexer I: 2 inputs

Function

```
output = (sel AND in_a) OR (\overline{\text{sel}} AND in_b)
```



- Utility: data-path circuit that allows signal selection
- Example of VHDL code

```
--Multiplexer of 2 binary inputs
                                ARCHITECTURE Behavioral OF mux2to1 IS
library IEEE;
                                BEGIN
use IEEE.STD LOGIC 1164.ALL;
                                   PROCESS (in a, in b, sel)
                                      BEGIN
--entity circuit declaration
                                        IF (sel='1') THEN
ENTITY mux2to1 IS
                                          output<=in a;
  PORT (in a: IN std logic;
                                        ELSE
       in b: IN std logic;
                                        output<=in b;
       sel: IN std logic;
                                   END IF;
       output: OUT std logic);
                              END PROCESS;
END mux2to1;
                                 END Behavioral:
```




Multiplexer II: More than 2 inputs

```
--Multiplexer of 3 binary inputs
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
--entity circuit declaration
ENTITY mux3to1 IS
  PORT (in_A: IN std_logic;
    in_B: IN std_logic;
        in C: IN std logic;
        SEL: IN std logic vector(1 downto 0);
        output: OUT std logic);
END mux3to1;
ARCHITECTURE Behavioral OF mux3to1 IS
BEGIN
   PROCESS (in A, in B, in C, SEL)
     BEGIN
        CASE SEL IS
          WHEN "00" => output <= in_A;</pre>
          WHEN "01" => output <= in B;
          WHEN others => output <= in C;
        END CASE:
   END PROCESS;
END Behavioral;
```



Encoder

- Utility: to encode information (to reduce the number of bits)
- Example of VHDL code



```
A[0]
A[1]
A[2]
A[3]
A[4]
A[5]
A[6]
A[7]


Encoder
Y[0]
Y[1]
Y[2]
invalid
```

```
PROCESS (A)
 BEGIN
  invalid <= '0';
  CASE A IS
   WHEN "00000001" => Y <= "000";
   WHEN "00000010" => Y <= "001";
   WHEN "00000100" => Y <= "010";
   WHEN "00001000" => Y <= "011";
   WHEN "00010000" => Y <= "100";
   WHEN "00100000" => Y <= "101";
   WHEN "01000000" => Y <= "110";
   WHEN "10000000" => Y <= "111";
   WHEN others
        Y <="000";
        invalid <= '1';
  END CASE;
END PROCESS;
END Behavioral:
```



Decoder

- Utility: to decode information
 Example. To enable the proper device
 from the (codified) Address Bus
- Example of VHDL code



```
-- 3 to 8 decoder
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY dec_3_8 IS
   PORT ( A: IN std_logic_vector(2 DOWNTO 0);
        Y: OUT std_logic_vector(7 DOWNTO 0));
END dec_3_8;

ARCHITECTURE Behavioral OF dec_3_8 IS


BEGIN
```

```
PROCESS(A)
BEGIN
CASE A IS
WHEN "000" => Y <= "00000001";
WHEN "001" => Y <= "000000100";
WHEN "010" => Y <= "000001000";
WHEN "011" => Y <= "000010000";
WHEN "100" => Y <= "000100000";
WHEN "101" => Y <= "001000000";
WHEN "110" => Y <= "010000000";
WHEN others=> Y <= "10000000";
END CASE;
END PROCESS;</pre>
END Behavioral;
```



Comparator

- Utility: to compare multiple values
- Example of VHDL code



```
-- 2 words comparator
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY comparator IS
    PORT ( A: IN std_logic_vector(7 DOWNTO 0);
        B: IN std_logic_vector(7 DOWNTO 0);
        enable: IN std_logic;
        AlessB: OUT std_logic;
        AequalB: OUT std_logic;
        AgreaterB: OUT std_logic;;
        AgreaterB: OUT std_logic);

END comparator;

ARCHITECTURE Behavioral OF comparator IS


BEGIN
```

```
PROCESS (A, B, enable)
BEGIN
  IF (enable = '0') THEN
   AlessB<='0'; AequalB<= '0'; AgreaterB <= '0';
  ELSE
   IF (A < B) THEN --A less than B
      AlessB <= '1';
    ELSE
    AlessB <= '0';
    END IF;
    IF (A > B) THEN --A greater than B
      AgreaterB <= '1';
    ELSE
      AgreaterB <= '0';
    END IF:
    IF ( A = B ) THEN --A equals B
      AegualB <= '1';
    ELSE
      AequalB <= '0';
    END IF;
  END IF:
END PROCESS;
                                                12
END Behavioral;
```



Tri-state buffer

 Utility: to connect and disconnect signals. Example. When several signals must access a common line, to prevent short-circuits



Example of VHDL code

```
-- tri-state binary buffer
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY tristate IS
   PORT(enable: IN std_logic;
        A: IN std_logic_vector(7 DOWNTO 0);
        Y: OUT std_logic_vector(7 DOWNTO 0));
END tristate;
```

```
ARCHITECTURE Behavioral OF tristate
IS
BEGIN
PROCESS(A, enable)

BEGIN
IF (enable='1') THEN
Y <= A;
ELSE
Y <= (others=>'Z');
END IF;

END PROCESS;
END Behavioral;
```



ALU (Arithmetic Logic Unit)

- Utility: to perform arithmetic and logic operations
- Example of VHDL code

-- ALU (AND, OR, +, -)

```
LIBRARY IEEE:
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY ALU IS
  PORT ( A: IN std logic vector (7 DOWNTO 0);
         B: IN std logic vector(7 DOWNTO 0);
   code op: IN std logic vector(1 DOWNTO 0);
   result: OUT std logic vector (7 DOWNTO 0));
END ALU;
ARCHITECTURE Behavioral OF ALU IS
BEGIN
 PROCESS (A, B, code op)
 BEGIN
  CASE code op IS
    -- logic operations
    WHEN "00" => result <= A AND B;
    WHEN "01" \Rightarrow result \Leftarrow A OR B;
    -- arithmetic operations
    WHEN "10" => result <= std logic vector(signed(A) + signed(B));
    WHEN others => result <= std logic vector(signed(A) - signed(B));
  END CASE;
 END PROCESS;
END Behavioral:
```

```
ALU result
```



Sequential Systems

Output is a function of <u>present and past inputs</u>.

- Sequential systems have <u>memory</u> and therefore possible <u>states</u>
- Sequential systems are mostly ruled by the <u>clock</u> signal
- Signals can be
 - Synchronous or clock-dependent
 - Asynchronous or clock-independent (typically only the asynchronous reset)


Most common RTL sequential digital systems

- D flip-flop
- Data registers
- Shift registers
- Counters



D flip-flop


- Utility: to store a bit
- Flip-flops have two possible states:0 or 1
- Example of VHDL code





Data register

- Utility: to store a word
- VHDL code



```
-- 4-bits data register, parallel input/output, asynchronous reset, enable and synchronous reset

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY dataregister IS

PORT(clk : IN std_logic;
    a_reset: IN std_logic;
    s_reset: IN std_logic;
    enable : IN std_logic;
    din : IN std_logic;
    dout : OUT std_logic_vector(3 DOWNTO 0);
END dataregister;
```

```
ARCHITECTURE Behavioral OF dataregister IS
BEGIN
PROCESS (a reset, clk)
  BEGIN
    IF (a reset='1') THEN
     dout <= (OTHERS=>'0');
    ELSIF (clk'EVENT AND clk='1') THEN
     IF (enable='1') THEN
       IF (s reset='1') THEN
         dout <= (OTHERS=>'0');
       ELSE
          dout <= din;
       END IF:
     END IF;
    END IF;
  END PROCESS;
END Behavioral;
```



Shift register

- Utility: to store and shift a word
- VHDL code

```
data load a_reset

sin

4 bits
register

s_reset enable
```


```
-- 4-bits left shift data register, serial
-- input/output, parallel load, asynchronous reset
   enable and synchronous reset
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY shiftregister IS
  PORT ( clk : IN std logic;
        a reset: IN std logic;
        s reset: IN std logic;
        enable: IN std logic;
        load : IN std logic;
        data : IN std logic vector(3 DOWNTO 0);
        sin : IN std logic;
        sout : OUT std logic);
END shiftregister;
ARCHITECTURE Behavioral OF shiftregister IS
  SIGNAL reg: std logic vector(3 DOWNTO 0);
BEGIN
```

```
PROCESS (a reset, clk)
  BEGIN
    IF (a reset='1') THEN
     reg <= (OTHERS=>'0');
    ELSIF (clk'EVENT AND clk='1') THEN
     IF (enable='1') THEN
       IF (s reset='1') THEN
           reg <= (OTHERS=>'0');
        ELSIF (load='1') THEN
           req <= data;
        FLSE
           -- left shift
           req <= req(2 DOWNTO 0) & sin;</pre>
        END IF:
      END IF:
     END IF;
  END PROCESS;
 sout <= reg(3); -- serial output
END Behavioral;
```



Counter

- Utility: to count up and/or downExample: loops, iterated executions
- VHDL code



```
rising counter with asynchronous reset
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
ENTITY counter IS
  PORT (clk:
              IN std logic;
              IN std logic;
        load:
        a reset: IN std logic;
        s reset: IN std logic;
        enable: IN std logic;
               IN std logic vector(2 downto 0);
        din:
        count: OUT std logic vector(2 downto 0));
END counter:
ARCHITECTURE Behavioral OF counter IS
   SIGNAL count aux: unsigned(2 downto 0);
BEGIN
```

```
PROCESS (clk, a reset)
BEGIN
   IF (a reset='1') THEN
      count aux <= (OTHERS => '0');
   ELSIF (clk='1' AND clk'EVENT) THEN
     IF (enable='1') THEN
       IF (s reset='1') THEN
          count aux <= (OTHERS => '0');
       ELSIF (load='1') THEN
          count aux <= unsigned(din);</pre>
       ELSE
          count aux <= count aux + 1;
       END IF:
      END IF;
   END IF:
END PROCESS;
count <= std logic vector(count aux);</pre>
END Behavioral;
```