



#### Index

- ☐ Things you should know before we start
- VHDL vs. processor
- Introduction to VHDL
  - Signal types
  - Libraries and operators
  - Entity
  - Architecture
  - Process
  - Decision and loop statements
  - Summary example



## Things you should know before we start

- Boolean algebra (logic): AND, OR, etc.
- Basic combinational digital systems such as
  - Multiplexer
  - Encoder, decoder
  - Comparator
  - Tri-state buffer
  - ALU (Arithmetic Logic Unit)
- Basic sequential digital systems such as
  - D flip-flop
  - Data and shift registers
  - Counters



## VHDL vs. processor

#### With a processor

- 1) Processors are programed to follow a series of instructions executed in a <u>sequential order</u>
- 2) Given <u>fixed</u> computer architecture
- 3) <u>Single threat</u> in a single processor. Ex. *Perform 4* additions with a PIC
  - a) Only 1 option: execution of ADD instruction 4 times

#### With VHDL

- Statements infer digital systems,
   not instructions in a processor
- 2) There's no processor but a <a href="mailto:custom-made circuit">custom-made circuit</a> that employs only the <a href="mailto:necessary components">necessary components</a> that execute the intended algorithm
- Flexibility to implement solutions in parallel. Ex. Perform 4 additions in VHDL
  - a) Op1: 1 adder 4 times
  - b) Op2: 2 adders 2 times
  - c) Op3: 4 adders 1 time



#### Introduction to VHDL

- □ VHDL = VHSIC + HDL: Very High Speed Integrated Circuit + Hardware Description Language
- Description of hardware circuits with a language
   Hardware Description Language (HDL)
- Circuits can be described based on their <u>functional behavior</u>

```
if A > B then
  output <= A;
end if;</pre>
```

- □ The <u>VHDL synthesizer</u> understands the user's code and infers the corresponding digital system
- VHDL designs are implemented in <u>FPGA</u> (Field Programmable Gate Array) devices




#### Introduction to VHDL

ISE Project Navigator (O.87xd) - [ISE Design Suite InfoCenter]

Lab SoftwareISE Xilinx 13.4



- Full version available in the lab
- Free demo version



ISE WebPACK can be downloaded with limited capabilities

http://www.xilinx.com/support/download/index.htm

# X X

## **VHDL** Essentials

## Signal types

- □ VHDL designs have signals that can have logic or arithmetic values
- Most common signal types:
  - □ Std logic: \1'. Bit with '0', '1' or 'Z' (high impedance) value
  - □ Std logic vector(3 downto 0): "0011". Vector of std\_logic
  - □ Signed: -2. Integer with a sign
  - ☐ Unsigned: 7. Integer without a sign
- Normally signals are std logic
- Signed and unsigned signals infer buses: 7 = "00000111"
- Different signal types support different operations
  - □ std logic signals do not support arithmetic operations
  - signed or unsigned types recommended for arithmetic operations

## **Libraries and operators**

- Libraries include definitions of signal types and operations
  - Normally our designs will have only two libraries

```
library ieee;
use ieee.std_logic_1164.all; -- for logic operations
use ieee.numeric_std.all; -- for arithm operations
```

#### Most common operators

```
□ Boolean: AND, OR, NOT
    out1 <= in1 OR in2;
□ Arithmetic: +, -,*, /¹    out1 <= in1 + in2;
□ Comparison: <, >=, /=    if (in1 /= in2)...
□ Concatenation (of bits): & out1<= in1 & in2;</pre>
```

<sup>1</sup> Division is not synthesizable, it can be used only in simulation



## **Entity**

- Entity defines how a design element connects to other VHDL models (its interface) and also defines its name
- Ports are the signals that connect entities, detailing inputs and outputs of our design



## **Architecture**

Architecture describes the behavior of an entity

```
Entity example is
        port (
                in1 : in std logic;
                in2 : in std logic;
                out1 : out std logic);
        End example;
Architecture behavior of example is
-- Add here internal signals only visible within this architecture
internal signal1 : std logic;
Begin
 internal signal1 <= NOT in1;</pre>
 out1 <= internal signal1 AND in2;</pre>
End behavior;
```



#### **Process**

Processes contain the functional description of an architecture

```
out1 <= internal signal1 AND in2; -- a simple process;</pre>
```

A process can also be described by more than a line

```
process(A,B) --(A,B) is the sensitivity list of this process

Begin
    if (A > B) then
        Output <= A;
    else
        Output <= B;
    end if;
end process;</pre>
```

- During simulation, a process will be evaluated only when a change occurs in at least a signal of the **sensitivity list**. This shall include asynchronous signals (e.g. asynchronous reset) plus the process clock.
- Sensitivity list is only used for simulation. In synthesized circuits processes are constantly and concurrently executed.




#### **Process**

■ When an architecture is defined by <u>several processes</u>, these will infer circuits that will run <u>concurrently</u>. The order of the processes is not relevant

```
-- Ex1. Processes 1 and 2 run in parallel C = B + 2; -- process 1
A = D + E; -- process 2
-- Ex2. This code cannot be synthesized
A = B + 2; -- process 1
A = C + 3; -- process 3
```

In Ex2, while in C language this results A = C + 3, in VHDL this code cannot be synthesized because



signal A is assigned two different values: B+2 and C+3


>> Error: Multiple sources for the same signal



## **Synchronous Process**

- Process output get updated just on the rising (falling) clock edge:
  - □ Thus, a memory element (biestable) is inferred at the output.
  - □ Process may have "if without else" statements → the biestable will remember the last value
  - Sensitivity list will include just async signals. Usually just reset and clk.


```
process(reset, clk)
begin
    if (reset = '1') then
        dout <= (others=>'0');
    elsif (clk'event and clk='1') then
        if (input_vld = '1') then
            dout <= din1 and din2;
        end if;
    end process;</pre>
```





## **Sync vs Async Process**

```
process(a, b)
begin
    if (a > b) then
        dout <= a;
    else
        dout <= b;</pre>
    end if;
end process;
process(clk)
begin
    if (clk'event and clk='1') then
        if (a > b) then
            dout <= a;
        else
            dout <= b;
        end if;
    end if;
end process;
```



```
a dout
```



## **Decision and loop statements**

☐ If - then - elsif - else

```
If (selection = '1') then
  output <= A OR B;
else
  output <= A AND B;
end if;</pre>
```

Both OR and AND operators are inferred

```
A B

OR

A OR B

Output

AND

AND

Selection
```

```
if (condition1 = '1') then
  C <= 0;
elsif (condition2 = '1') then
  C <=A;
else
  C <= B;
end if;</pre>
```



## **Decision and loop statements**

Case is useful for branching, where is more convenient than if/else

```
case option is
when "00" =>
    out <= a;
when "01"
    out <= b;
when others -- all remainder cases: "10" and "11"
    out <= '0';</pre>
```

#### End case;

- Remember to add always when others to complete the definition of the case statement
- □ Although there is a **for** loop statement in VHDL, its function is quite different from the usual 'for' loops of C-like programming languages. Its use in VHDL is limited and out of the scope of this subject.




## **Summary example**

```
-- Bit multiplexer 2to1
library IEEE;
use IEEE.STD LOGIC 1164.ALL; -- library (for logic operation)
ENTITY mux2to1 IS
                               -- entity circuit declaration
PORT (in a: IN std logic; -- ports
       in_b: IN std_logic;
       sel: IN std logic;
       output: OUT std logic);
END mux2to1;
ARCHITECTURE Behavioral OF mux2to1 IS --architecture declaration
BEGIN
  PROCESS (in a, in b, sel) -- sensitivity list (async signals)
     BEGIN
       IF (sel='1') THEN
         output<=in a;
       ELSE
         output<=in b;
       END IF:
   END PROCESS:
                               -- end of process
                               -- end of behavioral architecture
END Behavioral:
```




## Hierarchical design: behavioral



```
architecture Behavioral of foo behab is
  signal aux signal: std logic vector (7 downto 0);
begin
  process (reset, clk)
  begin
    if (reset='1') then
      aux signal <= (others=>'0');
    elsif (clk'event and clk='1') then
       if (a>b) then
         aux signal <= a and b;</pre>
         aux signal <= a or b;</pre>
       end if:
    end if:
  end process;
  process (reset, clk)
  begin
    if (reset='1') then
      dout <= '0';
    elsif (clk'event and clk='1') then
      dout <= aux signal(7) xor aux signal(6)</pre>
          xor aux signal(5) xor aux signal(4)
          xor aux signal(3) xor aux signal(2)
          xor aux signal(1) xor aux signal(0);
    end if;
  end process;
end Behavioral;
```



## Hierarchical design: behavioral




```
entity foo_behab is
    Port ( clk : in STD_LOGIC;
        reset : in STD_LOGIC;
        a : in STD_LOGIC_VECTOR (7 downto 0);
        b : in STD_LOGIC_VECTOR (7 downto 0);
        dout : out STD_LOGIC);
end foo_behab;
```

```
architecture Behavioral of foo behab is
  signal aux signal: std logic vector (7 downto 0);
begin
  process (reset, clk)
  begin
    if (reset='1') then
      aux signal <= (others=>'0');
    elsif (clk'event and clk='1') then
       if (a>b) then
         aux signal <= a and b;</pre>
         aux signal <= a or b;</pre>
       end if:
    end if:
  end process;
  process (reset, clk)
  begin
    if (reset='1') then
      dout <= '0';
    elsif (clk'event and clk='1') then
      dout <= aux signal(7) xor aux signal(6)</pre>
          xor aux signal(5) xor aux signal(4)
          xor aux signal(3) xor aux signal(2)
          xor aux signal(1) xor aux signal(0);
    end if;
  end process;
end Behavioral:
```




## Hierarchical design: behavioral



```
architecture Behavioral of foo behab is
  signal aux signal: std logic vector (7 downto 0);
begin
  process (reset, clk)
  begin
    if (reset='1') then
      aux signal <= (others=>'0');
    elsif (clk'event and clk='1') then
       if (a>b) then
         aux signal <= a and b;</pre>
         aux signal <= a or b;</pre>
       end if:
    end if:
  end process;
  process (reset, clk)
  begin
    if (reset='1') then
      dout <= '0';
    elsif (clk'event and clk='1') then
      dout <= aux signal(7) xor aux signal(6)</pre>
          xor aux signal(5) xor aux signal(4)
          xor aux signal(3) xor aux signal(2)
          xor aux signal(1) xor aux signal(0);
    end if;
  end process;
end Behavioral;
```




## Hierarchical design: structural (i)






## Hierarchical design: structural (ii)





## Hierarchical design: structural (iii)


end Behavioral:



```
architecture Behavioral of foo struct is
  component foo hw1 is
    Port ( clk : in STD LOGIC;
         reset : in STD LOGIC;
            a : in STD LOGIC VECTOR (7 downto 0);
            b : in STD LOGIC VECTOR (7 downto 0);
          dout : out SID LOGIC VECTOR (7 downto 0));
  end component;
  component foo hw2 is
    Port ( clk : in STD LOGIC;
         reset : in STD LOGIC;
             a : in STD LOGIC VECTOR (7 downto 0);
          dout : out STD LOGIC);
  end component;
  signal aux signal: std logic vector (7 downto 0);
begin
  comp1: foo hw1 port map(
                    clk => clk,
                  reset => reset,
                        a \Rightarrow a
                       b \Rightarrow b
                     dout => aux signal);
  comp2: foo hw2 port map(
                     clk => clk,
                    reset => reset,
                        a => aux signal,
                     dout => dout);
```



## Hierarchical design: mixed style



```
entity foo_behab is
   Port ( clk : in STD_LOGIC;
        reset : in STD_LOGIC;
        a : in STD_LOGIC_VECTOR (7 downto 0);
        b : in STD_LOGIC_VECTOR (7 downto 0);
        sel : in STD_LOGIC;
        dout : out STD_LOGIC);
end foo_behab;
```

```
architecture Behavioral of foo struct is
begin
  comp1: foo hw1 port map(clk => clk,
                            reset => reset,
                            a \Rightarrow a
                            b \Rightarrow b
                            dout => aux signal);
  comp2: foo hw2 port map(clk => clk,
                            reset => reset,
                            a => aux signal,
                            dout => aux1);
  comp3: foo hw2 port map(clk => clk,
                            reset => reset,
                            a => aux signal,
                            dout => aux2);
  process (aux1, aux2)
  begin
    if (sel='1') then
      dout <= aux2;</pre>
    else
      dout <= aux1;</pre>
    end if:
  end process;
```

end Behavioral;