



EXPERIMENTAL SETUP



HARDWARE VALIDATION



FPGA WORKFLOW

