# RTML Vivado HLS + LabVIEW

Author: Philip Conrad

# Overview

#### Overview of this guide

#### This guide covers:


- Vivado HLS compile/export flow, including wrapper script(s).
  - o Covers: project setup, compilation, and export-to-rtl workflow.
  - Not Covered: testbench creation and usage
- Design of LabVIEW host/target VIs for streaming-style processing.
  - Makes use of DMA FIFOs.
  - Designer can drop the host-to-target DMA FIFO if only reading from FPGA.

# Design Flow









**FPGA Target Design Flow** 

Vivado HLS Workflow


### Getting Started - Creating a project (1/3)

- Open up Vivado HLS 2019.1.
- Create a new project with any name you like.



### Getting Started - Creating a project (2/3)

- Add any relevant .c/.cpp files to the project.
- Add any testbench .c/.cpp files to the project on the next page (not shown here).




### Getting Started - Creating a project (3/3)

 Where you see "Part Selection", choose the FPGA chip appropriate for your work:

#### Examples:

- o Kintex UltraScale 060 card → xcku060-ffva1156-2-e
- o Kintex-7 410T card  $\rightarrow$  xc7k410tfbv900-2



#### Getting Started - Compiling

Click the green synthesis button to start a compile job.






- Pay attention to the "Console" window.
  - If your C/C++ code has errors, they will appear in red in the Console Log.

```
□ Console 🖾 💜 Errors 🐧 Warnings 🟗 DRCs
Vivado HLS Console
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/conradp/Downloads/USC/H
Sourcing Tcl script '/home/conradp/Downloads/USC/HeRCLab/githu
INFO: [HLS 200-10] Opening project '/home/conradp/Downloads/US
INFO: [HLS 200-10] Adding design file 'example.cpp' to the pro
INFO: [HLS 200-10] Opening solution '/home/conradp/Downloads/
INFO: [SYN 201-201] Setting up clock 'default' with a period (
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156
INFO: [SYN 201-201] Setting up clock 'default' with a period (
INFO: [SCHED 204-61] Option 'relax ii for timing' is enabled.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ...
```

```
☐ Console 🏻
              Vivado HLS Console
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ...
ERROR: [HLS 200-70] Compilation errors found: In file included from example.cpp:1:
example.cpp:28:23: error: expected ';' at end of declaration
 tagged float incoming
1 error generated.
Failed during preprocessing.
   while executing
```

If you want to edit your code, it can be found under the "Source" category in the Project Explorer.





#### Getting Started - Export RTL (1/2)

Click the little brown "Export RTL" button.





 Select the "Synthesized Checkpoint (.dcp)" option under the "Export RTL" menu.



Export RTL

Export RTL as IP

Format Selection

Synthesized Checkpoint (.dcp) 

Evaluate Generated RTL

Verilog 
Vivado synthesis

Vivado synthesis, place and route

XO file location:

Do not show this dialog box again.

Cancel OK

Wait until the export process finishes.

#### Getting Started - Export RTL (2/2)

- In the vivado-flow.tcl script, look for:
  - o set PROJECT\_NAME "HLS\_example\_1"
  - o set IP\_CORE\_NAME "streaming\_toplevel"
  - Ensure these 2 lines match the name of your project/solution folder, and your top-level function name, respectively.
- Then, from a command line with Vivado tools available in your PATH, run the following command:

```
vivado -mode batch -source vivado-flow.tcl
```

 This should generate the final pair of files you need for LabVIEW under a folder named "target".

You should see text like this printed out when running the script.



```
****** Vivado v2019.1 (64-bit)

**** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019

**** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019

** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vivado-flow.tcl


# proc copy_globbed_files {src_dir dest_dir extensions} {

# file mkdir $dest_dir

# # Need to enumerate args out or the list is treated as a
```

LabVIEW VI Design - Host


### Host-side VI (Overview)



#### Host-side VI (Setup)


Enable/Disable Init Host-side FIFOs block for Reset (warm start) Enable the Reset when using real hardware targets. Disabled T DMA FIFO Host to FPGA.Configure DMA FIFO FPGA to Host.Configure DMA FIFO Host to FPGA.Start DMA FIFO FPGA to Host.Start FPGA Target Requested Depth Requested Depth Actual Depth Actual Depth Dev Computer w/ Sim I/O Actual Depth (Host -> FPGA) Actual Depth (FPGA -> Host) Host-side FIFO Buffer Allocs Open FPGA

#### Host-side VI (Main DMA loop)




LabVIEW VI Design - FPGA Target

## FPGA Target-side VI (Overview)




## FPGA Target-side VI (DMA Read)




### FPGA Target-side VI (HLS Core)

The control signals are all asserted to True on the IP block.

The IP block is free-running, and counter values (tags) determine valid/invalid state of result values.



### FPGA Target-side VI (DMA Write)




When the tag output value is different from the previous cycle, DMA write is enabled.

If the tag freezes (when no data available), DMA write is disabled.

This is a hack, but it works.

Extra (Unfinished) Slides


# **HLS Programming Model**



#### Tag System


#### Generator

- Increments the tag counter each time a valid sample is read into the HLS core.
- Disabled when HLS input FIFO disabled.
- Disabled when DMA input FIFO disabled.





#### Checker

- Keeps last-seen tag value in a register.
- Compares last-seen to current tag value.
- On match, reject data value.
- On mismatch, data value must be new, so send to DMA output FIFO.
- Disabled when HLS output FIFO disabled.
- Disabled when DMA output FIFO disabled.



#### Tag System





- The FIFO DMA system uses normal LabVIEW flow-control.
- To play nice with LabVIEW, we have to jerry-rig a flow-control system ourselves.
- We use a tag system to mark data as interesting/not-interesting
  - Ensures the output DMA FIFO doesn't get flooded with bogus values.
  - Has no effect on the input DMA FIFO.