




interface_eth




Title			ETH_PART	
Size	Number	V1		Revision
A4				REV0.0
Date:	5/5/2019	Sheet	of	
File:	F:\work\0001\ETH PART.SchDoc	Drawn By:	alireza roozitalab	





Title				ETH_PART	
Size	Number			Revision	
A	V1			REV0.0	
Date:	5/5/2019		Sheet	of	
File:	F:\eval_board\PCB\OUTPUTS.SchDoc		Drawn By:	alireza roozitalab	

POWER_PRAT




Title			POWER_PART		
Size	Number			Revision	
A4	1A			REV0.0	
Date:	5/5/2019		Sheet	of	
File:	F:\eval_board\PCB\POWER_PART.SchDoc		Drawn By:	ROOZITALAB	








MODBUS



Title			PROTOCOL_PART	
Size	Number	V1		Revision
A				REV0.0
Date:	5/5/2019	Sheet	of	
File:	F:\eval_board\PCB\PROTOCOL_PART.SchDoc	Drawn By:	ROOZITALAB	



Title			
GSM_PART			
Size	Number	Revision	
A3	V1	REV0.0	
Date:	5/5/2019	Drawn By:	alireza roozitalab
File:	F:\eval_board\PCB\SIM800.SchDoc	Sheet	of



Title				STM32F407VCT_PART			
Size A3		Number V1			Revision REV0.0		
Date:	5/5/2019			Sheet	of		
File:	F:\eval_board\PCB\STM32F407VG.Sch			Drawn By:	ROOZITALAB		

