


M. Asad Tariq (22L-5266)
Farhan Bukhari (22L-5247)

M. Asad Tariq (21L-5266)
Farhan Bukhari (21L-5247)



- ③ The cache entry from which data is to be sent is chosen using a multiplexer with the output of a comparator determining which address has matched (i.e. it is the select input of the MUX).
- ⑤ When the ROM returns the data, it is decided based upon the turn that which entry will be updated (using a DEMUX).
- Enabling of the components for update is done by

- ⑥ Once the cache has been updated, a cache hit occurs and hence data is returned to the processor (i.e. steps 1, 2 & 3 are carried out).

- ⑤ When the ROM returns the data, it is decided based upon the turn that which entry will be updated (using a DEMUX).

Enabling of the components for update is done by supplying them with a clock pulse if ME and MDA are high (i.e. if ROM access has been requested and ROM has returned data).

Turn is generated by a 1-bit counter which counts ROM accesses.