
CACHE SUBSYSTEM

M. Asad Tariq (211-5266) Farhan Bukhan (211-5247)



3 The cochecutry from which data is to be sent is chosen using a multiplexer with the output of a comparator determining which address has matched (i.e. it is the select input of the MUX).

6 Once the cache has been updated, a cache hit occurs and hence data is returned to the processor (i.e. steps 1,2&3 are carried out).

(5) When the ROM returns the data, it is decided based upon the turn that which entry will be updated Cusing a DEMUX).

Enabling of the components for update is done by supplying them with a clock pulse if ME and MDA are high Li.c. if ROM access has been nequested and ROM has returned data).

Turn is generated by a 1-bit counter which counts ROM occasses.