# Digital Design and Computer Organisation Laboratory UE22CS251A

#### 3rd Semester, Academic Year 2023

Name: <b>ASHLESHA.T</b>	SRN: <b>PES1UG22CS118</b>	Section	ĺ
		В	

Week: 3 program: 1

# DESIGN OF 2x1 MUX:

#### Source code:

```
mux2.v
    module mux2(input wire d0,d1,s,output wire y);
    assign y=(s==0)?d0:d1;
    endmodule
```


```
    mux2_1_tb.v

      module mux2_1_tb;
      reg d1,d0,s;
      wire y;
      mux2 mux2_1(d0,d1,s,y);
      initial begin
       d1=0;d0=0;s=0; #10;
      d1=0;d0=1;s=0; #10;
       d1=1;d0=0;s=0; #10;
       d1=1;d0=1;s=0; #10;
       d1=0;d0=0;s=1; #10;
      d1=0;d0=1;s=1; #10;
       d1=1;d0=0;s=1; #10;
       d1=1;d0=1;s=1; #10;
      end
      initial begin
          $monitor($time," d1=%b d0=%b s=%b y=%b",d1,d0,s,y);
      initial begin
      $dumpfile("mux12_test.vcd");
      $dumpvars(0,mux2_1_tb);
      end
      endmodule
```

## **VVP OUTPUT:**

```
PS C:\iverilog\bin> iverilog -o test mux2.v mux2_1_tb.v
PS C:\iverilog\bin> vvp test
VCD info: dumpfile mux12_test.vcd opened for output.
                         0 d1=0 d0=0 s=0
                        10 d1=0 d0=1 s=0
                                                  y=1
                        20 d1=1 d0=0 s=0
                                                  y=0
                        30 d1=1 d0=1 s=0
                                                  y=1
                        40 d1=0 d0=0 s=1
                                                  y=0
                        50 d1=0 d0=1 s=1
                                                  y=0
                        60 d1=1 d0=0 s=1
                                                  y=1
                        70 d1=1 d0=1 s=1
                                                  y=1
```

#### **GTK WAVE:**



Name: <b>ASHLESHA.T</b>	SRN: <b>PES1UG22CS118</b>	Section	
		В	

Program: 2

# 4x1 MUX using 2x1:

```
mux2.v

1  module mux2(input wire d0,d1,s,output wire y);
2  lassign y=(s==0)?d0:d1;
3  endmodule
4  module mux4(input wire d3,d2,d1,d0,s1,s0,output wire y);
5  wire [1:0]x;
6  mux2 mux2_1(.d0(d0),.d1(d1),.s(s0),.y(x[0]));
7  mux2 mux2_2(.d0(d2),.d1(d3),.s(s0),.y(x[1]));
8  mux2 mux2_3(.d0(x[0]),.d1(x[1]),.s[s1],.y(y));
9  endmodule
```

```
F models models models;

1 models models;

2 reg dy,dz,dz,dz,dz;

3 sires;

4 mode models;

5 initial;

5 initial;

6 initial;

6 initial;

7 initial;

8 initial;

9 initial;

9 initial;

10 initial;

10 initial;

10 initial;

10 initial;

11 initial;

12 initial;

13 initial;

14 initial;

15 initial;

16 initial;

17 initial;

18 initial;

19 initial;

10 initial;

10 initial;

10 initial;

10 initial;

11 initial;

12 initial;

13 initial;

14 initial;

15 initial;

16 initial;

17 initial;

18 initial;

19 initial;

10 initial;

10 initial;

10 initial;

11 initial;

12 initial;

13 initial;

14 initial;

15 initial;

16 initial;

17 initial;

18 initial;

19 initial;

10 initial;

10 initial;

10 initial;

11 initial;

12 initial;

13 initial;

14 initial;

15 initial;

16 initial;

17 initial;

18 initial;

19 initial;

10 initial;

10 initial;

11 initial;

12 initial;

13 initial;

14 initial;

15 initial;

16 initial;

17 initial;

18 initial;

19 initial;

10 initial;

10 initial;

10 initial;

11 initial;

12 initial;

13 initial;

14 initial;

15 initial;

16 initial;

17 initial;

18 initial;

19 initial;

10 initial;

10 initial;

10 initial;

11 initial;

12 initial;

13 initial;

14 initial;

15 initial;

16 initial;

17 initial;

18 initial;
```

## VVP OUTPUT:

```
PS C:\iverilog\bin> iverilog -o test mux2.v mux2_tb.v
PS C:\iverilog\bin> vvp test
VCD info: dumpfile mux test.vcd opened for output.
                   0 d3=0 d2=0 d1=0 d0=0 s1=0 s0=0
                  10 d3=0 d2=0 d1=0 d0=1 s1=0 s0=0
                                                      y=1
                  20 d3=0 d2=0 d1=0 d0=0 s1=0 s0=1
                                                      y=0
                  30 d3=0 d2=0 d1=1 d0=1 s1=0 s0=1
                                                      y=1
                  40 d3=0 d2=0 d1=0 d0=0 s1=1 s0=0
                                                      y=0
                  50 d3=0 d2=1 d1=0 d0=0 s1=1 s0=0
                                                      y=1
                  60 d3=0 d2=0 d1=0 d0=0 s1=1 s0=1
                                                      y=0
                  70 d3=1 d2=0 d1=0 d0=0 s1=1 s0=1
```

## GTK WAVE:



Name: <b>ASHLESHA.T</b>	SRN: <b>PES1UG22CS118</b>	Section	
		В	

PROGRAM: 3


#### RIPPLE CARRY ADDER:

#### Source code:

## Vvp output:

```
PS C:\iverilog\bin> iverilog -o test basicfa.v rca.v nrca_tb.v
PS C:\iverilog\bin> vvp test
VCD info: dumpfile rca_test.vcd opened for output.
                             0, i0=0000, i1=0000,cin=0,Sum = 0000,Carry 0
At time =
At time =
                            260, i0=0000, i1=0000, cin=1, Sum = 0001, Carry 0
At time =
                            360, i0=0001, i1=0001,cin=0,Sum = 0010,Carry 0
                            460, i0=0001, i1=0001,cin=1,Sum = 0011,Carry 0
At time =
At time =
                            560, i0=0010, i1=0010,cin=0,Sum = 0100,Carry 0
At time =
                            660, i0=1010, i1=1011,cin=0,Sum = 0101,Carry
                            760, i0=1010, i1=1011, cin=1, Sum = 0110, Carry 1
At time =
                            860, i0=1100, i1=1101, cin=0, Sum = 1001, Carry 1
At time =
At time =
                            960, i0=1111, i1=1110, cin=0, Sum = 1101, Carry 1
                           1060, i0=1111, i1=1110, cin=1, Sum = 1110, Carry 1
At time =
```

# Gtkwave:



## Truth table:

## 4-bit Ripple Carry Adder Truth Table

		944		100	1.0		100	190 000			
	a3	a2	a1	a0	b3	b2	b1	b0	cin		
	10[3 ]	10[2]	10[1]	10[0]	I1[3]	I1[2]	l1[1]	I1[0]	cin	Sum[3:0]	cout
TESTVECTOR[0]	0	0	0	0	0	0	0	0	0	0+0+0=0000	0
TESTVECTOR[1]	0	0	0	0	0	0	0	0	1	0+0+1=0001	0
TESTVECTOR[2]	0	0	0	1	0	0	0	1	0	1+1+0=0010	0
TESTVECTOR[3]	0	0	0	1	0	0	0	1	1	1+1+1=0011	0
TESTVECTOR[4]	0	0	1	0	0	0	1	0	0	2+2+0=0100	0
TESTVECTOR[5]	1	0	1	0	1	0	1	1	0	A+B+0=0101	1
TESTVECTOR[6]	1	0	1	0	1	0	1	1	1	A+B+1=0110	1
TESTVECTOR[7]	1	1	0	0	1	1	0	1	0	C+D+0=1001	1
TESTVECTOR[8]	1	1	1	1	1	1	1	0	0	E+F+0=1101	1
TESTVECTOR[9]	1	1	1	1	1	1	1	0	1	E+F+1 =1110	1