# Digital Design and Computer Organisation Laboratory UE22CS251A


## 3rd Semester, Academic Year 2023

Name: <b>ASHLESHA.T</b>	SRN: <b>PES1UG22CS118</b>	Section
		В

Week# 2

Program Number: \_\_\_\_1\_\_

TITLE: IMPLEMENT THE GIVEN CIRCUIT



Source code:

```
module and2(p,c,b);
input c,b;
output p;
assign p=c&b;
endmodule
module or2(x,a,p);
input a,p;
assign x=a|p;
endmodule
module w2cir1(y,a,b,c);
input a,b,c;
wire p;
output y;
and2 and_2(p,b,c);
or2 or_2(y,a,p);
endmodule
```

```
module w2cir1_tb;
reg a,b,c;
w2cir1 cir1_test(y,a,b,c);
a=0;b=0;c=0; #10;
a=0;b=0;c=1; #10;
a=0;b=1;c=0; #10;
a=0;b=1;c=1; #10;
a=1;b=0;c=0; #10;
a=1;b=0;c=1; #10;
a=1;b=1;c=0; #10;
a=1;b=1;c=1; #10;
a=0;b=0;c=0; #10;
end
$monitor($time," a=%b b=%b c=%b y=%b",a,b,c,y);
 $dumpfile("w2_test.vcd");
$dumpvars(0,w2cir1_tb);
```

### **VVP OUTPUT:**

```
PS C:\iverilog\bin> iverilog -o test w2cir1.v w2cir1_tb.v
PS C:\iverilog\bin> vvp test
VCD info: dumpfile w2_test.vcd opened for output.

0 a=0 b=0 c=0 y=0

10 a=0 b=0 c=1 y=0

20 a=0 b=1 c=0 y=0

30 a=0 b=1 c=1 y=1

40 a=1 b=0 c=0 y=1


50 a=1 b=0 c=1 y=1

60 a=1 b=1 c=0 y=1

70 a=1 b=1 c=1 y=1

80_a=0 b=0 c=0 y=0
```

#### **GTK WAVE:**



Name: ASHLESHA.T SRN: PES1UG22CS118 Section
B

Week# 2

Program Number: \_\_\_\_2\_\_

## TITLE:

A2 C2 B2 B2 B2 A2

Y= [A2 OR (C2 AND B2)]OR(B2 AND A2)

#### SOURCE CODE:

```
module and2(p,c,b);
 input c,b;
output p;
assign p=c&b;
endmodule
module or2(x,a,p);
input a,p;
assign x=a|p;
endmodule
module circuit 2(x,a,c,b);
input a,c,b;
wire p;
and2 and2_1(p,b,c);
or2 or2_1(x,a,p);
endmodule
module w2cir1(y,a,b,c);
input a,b,c;
output y;
circuit_2 circuit2_1(x,a,b,c);
circuit_2 circuit2_2(y,x,b,a);
endmodule
```

```
≣ w2cir1_tb.v
     module w2cir1 tb;
     reg a,b,c;
     wire y;
     w2cir1 cir1_test(y,a,b,c);
     a=0;b=0;c=0; #10;
     a=0;b=0;c=1; #10;
     a=0;b=1;c=0; #10;
     a=0;b=1;c=1; #10;
     a=1;b=0;c=0; #10;
     a=1;b=0;c=1; #10;
     a=1;b=1;c=0; #10;
     a=1;b=1;c=1; #10;
     a=0;b=0;c=0; #10;
     $monitor($time," a=%b b=%b c=%b y=%b",a,b,c,y);
     $dumpfile("w2 test.vcd");
     $dumpvars(0,w2cir1 tb);
     endmodule
```

```
PS C:\iverilog\bin> iverilog -o test w2cir2.v w2cir1_tb.v
PS C:\iverilog\bin> vvp test

VCD info: dumpfile w2_test.vcd opened for output.

0 a=0 b=0 c=0 y=0

10 a=0 b=0 c=1 y=0

20 a=0 b=1 c=0 y=0

30 a=0 b=1 c=1 y=1

40 a=1 b=0 c=0 y=1

50 a=1 b=0 c=1 y=1

60 a=1 b=1 c=0 y=1

70 a=1 b=1 c=1 y=1

80 a=0 b=0 c=0 y=0

PS C:\iverilog\bin>
```

#### GTK WAVE:

