

Digital Design and Computer Organisation Laboratory

UE22CS251A

3rd Semester, Academic Year 2023

Name: ASHLESHA.T	SRN: PES1UG22CS118	Section B
-------------------------	---------------------------	-------------------------

Week : 3

program: 1

DESIGN OF 2x1 MUX:

Source code:


```
mux2.v
1 module mux2(input wire d0,d1,s,output wire y);
2   assign y=(s==0)?d0:d1;
3 endmodule
```

```
mux2_1_tb.v
1 module mux2_1_tb;
2   reg d1,d0,s;
3   wire y;
4   mux2 mux2_1(d0,d1,s,y);
5   initial begin
6     d1=0;d0=0;s=0; #10;
7     d1=0;d0=1;s=0; #10;
8     d1=1;d0=0;s=0; #10;
9     d1=1;d0=1;s=0; #10;
10    d1=0;d0=0;s=1; #10;
11    d1=0;d0=1;s=1; #10;
12    d1=1;d0=0;s=1; #10;
13    d1=1;d0=1;s=1; #10;
14  end
15  initial begin
16    $monitor($time," d1=%b d0=%b s=%b y=%b",d1,d0,s,y);
17  end
18  initial begin
19    $dumpfile("mux12_test.vcd");
20    $dumpvars(0,mux2_1_tb);
21  end
22 endmodule
```

VVP OUTPUT:

```
PS C:\iverilog\bin> iverilog -o test mux2.v mux2_1_tb.v
PS C:\iverilog\bin> vvp test
VCD info: dumpfile mux12_test.vcd opened for output.
      0 d1=0 d0=0 s=0 y=0
     10 d1=0 d0=1 s=0 y=1
     20 d1=1 d0=0 s=0 y=0
     30 d1=1 d0=1 s=0 y=1
     40 d1=0 d0=0 s=1 y=0
     50 d1=0 d0=1 s=1 y=0
     60 d1=1 d0=0 s=1 y=1
     70 d1=1 d0=1 s=1 y=1
```

GTK WAVE:



Name: ASHLESHA.T	SRN: PES1UG22CS118	Section B
-------------------------	---------------------------	-------------------------

Program: 2

4x1 MUX using 2x1:

```

mux2.v
1 module mux2(input wire d0,d1,s,output wire y);
2   assign y=(s==0)?d0:d1;
3 endmodule
4 module mux4(input wire d3,d2,d1,d0,s1,s0,output wire y);
5 wire [1:0]x;
6 mux2 mux2_1(.d0(d0),.d1(d1),.s(s0),.y(x[0]));
7 mux2 mux2_2(.d0(d2),.d1(d3),.s(s0),.y(x[1]));
8 mux2 mux2_3(.d0(x[0]),.d1(x[1]),.s(s1),.y(y));
9 endmodule

```

```

mux2_tb.v
1 module mux2_tb;
2   reg d3,d2,d1,d0,s1,s0;
3   wire y;
4   mux2 mux2_1(.d1(d1),.d2(d2),.d1(d1),.d0(d0),.s1(s1),.s0(s0),.y(y));
5   initial
6   begin
7     d3=0; d2=0; d1=0; d0=0; s1=0; s0=0; #10;
8     d3=0; d2=0; d1=0; d0=1; s1=0; s0=0; #10;
9     d3=0; d2=0; d1=0; d0=0; s1=0; s0=1; #10;
10    d3=0; d2=0; d1=1; d0=0; s1=0; s0=1; #10;
11    d3=0; d2=0; d1=0; d0=0; s1=1; s0=0; #10;
12    d3=0; d2=0; d1=0; d0=0; s1=1; s0=1; #10;
13    d3=0; d2=0; d1=0; d0=0; s1=1; s0=0; #10;
14    d3=1; d2=0; d1=0; d0=0; s1=1; s0=1; #10;
15  end
16  initial
17  begin
18    $monitor($time," d3=%b d2=%b d1=%b d0=%b s1=%b s0=%b y=%b",d3,d2,d1,d0,s1,s0,y);
19  end
20  initial
21  begin
22    $dumpfile("mux_test.vcd");
23    $dumpvars(0,mux2_tb);
24  end
25 endmodule

```


VVP OUTPUT:

```

PS C:\iverilog\bin> iverilog -o test mux2.v mux2_tb.v
PS C:\iverilog\bin> vvp test
VCD info: dumpfile mux_test.vcd opened for output.
      0 d3=0 d2=0 d1=0 d0=0 s1=0 s0=0 y=0
     10 d3=0 d2=0 d1=0 d0=1 s1=0 s0=0 y=1
     20 d3=0 d2=0 d1=0 d0=0 s1=0 s0=1 y=0
     30 d3=0 d2=0 d1=1 d0=0 s1=0 s0=1 y=1
     40 d3=0 d2=0 d1=0 d0=0 s1=1 s0=0 y=0
     50 d3=0 d2=1 d1=0 d0=0 s1=1 s0=0 y=1
     60 d3=0 d2=0 d1=0 d0=0 s1=1 s0=1 y=0
     70 d3=1 d2=0 d1=0 d0=0 s1=1 s0=1 y=1

```

GTK WAVE:



Name: ASHLESHA.T	SRN: PES1UG22CS118	Section B
-------------------------	---------------------------	-------------------------

PROGRAM : 3

RIPPLE CARRY ADDER:

Source code:

```

1 module invert(input wire i, output wire o1);
2     assign o1 = !i;
3 endmodule
4
5 module and2(input wire i0, i1, output wire o2);
6     assign o2 = i0 & i1;
7 endmodule
8
9 module or2(input wire i0, i1, output wire o3);
10    assign o3 = i0 | i1;
11 endmodule
12
13 module xor2(input wire i0, i1, output wire o4);
14    assign o4 = i0 ^ i1;
15 endmodule
16
17 module nand2(input wire i0, i1, output wire o5);
18    wire t;
19    and2 and2_0 (i0, i1, t);
20    invert invert_0 (t, o5);
21 endmodule
22
23 module fulladd(input wire a, b, cin, output wire sum, cout);
24 wire [4:0] t;
25 xor2 x0(a, b, t[0]);
26 xor2 x1(t[0], cin, sum);
27
28 and2 a0(a, b, t[1]);
29 and2 a1(a, cin, t[2]);
30 and2 a2(b, cin, t[3]);
31
32 or2 o0(t[1], t[2], t[4]);
33 or2 o1(t[3], t[4], cout);
34 endmodule

```

```

1 module fulladder(input wire [3:0] a, b, input wire cin,
2 output wire [3:0] sum, output wire cout);
3 wire [2:0] c;
4 fulladd u0 (a[0], b[0], cin, sum[0], c[0]);
5 fulladd u1 (a[1], b[1], c[0], sum[1], c[1]);
6 fulladd u2 (a[2], b[2], c[1], sum[2], c[2]);
7 fulladd u3 (a[3], b[3], c[2], sum[3], cout);
8 endmodule
9
10 `timescale 1 ns / 100 ps
11 `define TESTVECS 10
12 module tb;
13 reg clk, reset;
14 reg [3:0] i0, i1;
15 reg cin;
16 wire [3:0] o;
17 wire cout;
18 reg [8:0] test_vecs [0:(`TESTVECS-1)];
19 integer i;
20 initial
21 begin
22     $dumpfile("rca_test.vcd");
23     $dumpvars(0,tb);
24 end
25 initial
26 begin
27     reset = 1'b1; #12.5 reset = 1'b0; and
28     initial clk = 1'b0; always #5 clk =~ clk;
29     initial begin
30         test_vecs[0] = 9'b000000000;
31         test_vecs[1] = 9'b000000001;
32         test_vecs[2] = 9'b000100010;
33         test_vecs[3] = 9'b000100011;
34         test_vecs[4] = 9'b001000100;
35         test_vecs[5] = 9'b010101010;
36         test_vecs[6] = 9'b010101011;
37         test_vecs[7] = 9'b100110100;
38         test_vecs[8] = 9'b111111100;
39         test_vecs[9] = 9'b111111101;
40     end
41 end
42 initial (i0, i1, cin, 1) = 0;
43 fulladder u0 (i0, i1, cin, o, cout);
44 initial begin
45     #6 for (i=0;i<`TESTVECS;i=i+1)
46         begin #10 (i0, i1, cin)=test_vecs[i]; end
47     #100 $finish;
48 end
49 always@(i0 or i1 or cin)
50 $monitor("At time = %t, i0=%b, i1=%b, cin=%b, Sum = %b, Carry %b", $time,i0,i1,cin,o,cout);
51 endmodule
52

```


Vvp output:

```

PS C:\iverilog\bin> iverilog -o test basicfa.v rca.v nrca_tb.v
PS C:\iverilog\bin> vvp test
VCD info: dumpfile rca_test.vcd opened for output.
At time = 0, i0=0000, i1=0000,cin=0,Sum = 0000,Carry 0
At time = 260, i0=0000, i1=0000,cin=1,Sum = 0001,Carry 0
At time = 360, i0=0001, i1=0001,cin=0,Sum = 0010,Carry 0
At time = 460, i0=0001, i1=0001,cin=1,Sum = 0011,Carry 0
At time = 560, i0=0010, i1=0010,cin=0,Sum = 0100,Carry 0
At time = 660, i0=1010, i1=1011,cin=0,Sum = 0101,Carry 1
At time = 760, i0=1010, i1=1011,cin=1,Sum = 0110,Carry 1
At time = 860, i0=1100, i1=1101,cin=0,Sum = 1001,Carry 1
At time = 960, i0=1111, i1=1110,cin=0,Sum = 1101,Carry 1
At time = 1060, i0=1111, i1=1110,cin=1,Sum = 1110,Carry 1

```

Gtkwave:



Truth table:

4-bit Ripple Carry Adder Truth Table

	a3	a2	a1	a0	b3	b2	b1	b0	cin		
	I0[3]	I0[2]	I0[1]	I0[0]	I1[3]	I1[2]	I1[1]	I1[0]	cin	Sum[3:0]	cout
TESTVECTOR[0]	0	0	0	0	0	0	0	0	0	0+0+0=0000	0
TESTVECTOR[1]	0	0	0	0	0	0	0	0	1	0+0+1=0001	0
TESTVECTOR[2]	0	0	0	1	0	0	0	1	0	1+1+0=0010	0
TESTVECTOR[3]	0	0	0	1	0	0	0	1	1	1+1+1=0011	0
TESTVECTOR[4]	0	0	1	0	0	0	1	0	0	2+2+0=0100	0
TESTVECTOR[5]	1	0	1	0	1	0	1	1	0	A+B+0=0101	1
TESTVECTOR[6]	1	0	1	0	1	0	1	1	1	A+B+1=0110	1
TESTVECTOR[7]	1	1	0	0	1	1	0	1	0	C+D+0=1001	1
TESTVECTOR[8]	1	1	1	1	1	1	1	0	0	E+F+0=1101	1
TESTVECTOR[9]	1	1	1	1	1	1	1	0	1	E+F+1=1110	1