

## 1. Description

## 1.1. Project

Project Name	Self_Balancing_Stick
Board Name	custom
Generated with:	STM32CubeMX 6.6.0
Date	07/05/2022


#### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F446
MCU name	STM32F446RETx
MCU Package	LQFP64
MCU Pin number	64

## 1.3. Core(s) information

Core(s)	Arm Cortex-M4

## 2. Pinout Configuration




## 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP64	(function after	" ' ' ' '	Function(s)	Laboi
LQFF04	,		Function(5)	
	reset)			
1	VBAT	Power		
3	PC14-OSC32_IN *	I/O	GPIO_Output	CW_CCW_X
4	PC15-OSC32_OUT *	I/O	GPIO_Output	CW_CCW_Y
5	PH0-OSC_IN *	I/O	GPIO_Output	BRAKE_XY
7	NRST	Reset		
12	VSSA	Power		
13	VDDA	Power		
14	PA0-WKUP	I/O	TIM2_CH1	PWM_DCM_X
15	PA1	I/O	TIM2_CH2	PWM_DCM_Y
18	VSS	Power		
19	VDD	Power		
22	PA6	I/O	TIM3_CH1	ENC_X_A
23	PA7	I/O	TIM3_CH2	ENC_X_B
24	PC4	I/O	ADC1_IN14	BAT_STATUS
29	PB10	I/O	I2C2_SCL	IMU_SCL
30	VCAP_1	Power		
31	VSS	Power		
32	VDD	Power		
46	PA13	I/O	SYS_JTMS-SWDIO	
47	VSS	Power		
48	VDD	Power		
49	PA14	I/O	SYS_JTCK-SWCLK	
53	PC12	I/O	I2C2_SDA	IMU_SDA
58	PB6	I/O	TIM4_CH1	ENC_Y_A
59	PB7	I/O	TIM4_CH2	ENC_Y_B
60	BOOT0	Boot		
61	PB8	I/O	TIM10_CH1	BUZ_PWM
63	VSS	Power		
64	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

## 4. Clock Tree Configuration



Page 4

## 5. Software Project

### 5.1. Project Settings

Name	Value	
Project Name	Self_Balancing_Stick	
Project Folder	C:\Users\Francesco_Valenza\STM32CubeIDE\workspace_1.9.0\Self_Balancing_	
Toolchain / IDE	STM32CubeIDE	
Firmware Package Name and Version	STM32Cube FW_F4 V1.27.0	
Application Structure	Advanced	
Generate Under Root	Yes	
Do not generate the main()	No	
Minimum Heap Size	0x200	
Minimum Stack Size	0x400	

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

#### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_TIM2_Init	TIM2
4	MX_TIM3_Init	TIM3
5	MX_TIM4_Init	TIM4
6	MX_TIM10_Init	TIM10
7	MX_I2C2_Init	I2C2
8	MX_ADC1_Init	ADC1

## 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F446
MCU	STM32F446RETx
Datasheet	DS10693_Rev6

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

#### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


### 6.4. Sequence

	1	
Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	RAM/FLASH/REGON/ART/P REFETCH	n/a
CPU Frequency	180 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	55 μA
Duration	0.1 ms	0.9 ms
DMIPS	225.0	0.0
Ta Max	98.02	104.99
Category	In DS Table	In DS Table

#### 6.5. Results

Sequence Time	1 ms	Average Current	4.65 mA
Battery Life	1 month	Average DMIPS	225.0 DMIPS

#### 6.6. Chart



## 7. Peripherals and Middlewares Configuration

# 7.1. ADC1 mode: IN14

#### 7.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel 14
Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. I2C2 I2C: I2C

#### 7.2.1. Parameter Settings:

**Master Features:** 

I2C Speed Mode Fast Mode \*

I2C Clock Speed (Hz) 400000

Fast Mode Duty Cycle Duty cycle Tlow/Thigh = 2

**Slave Features:** 

Clock No Stretch Mode Disabled

Primary Address Length selection 7-bit

Dual Address Acknowledged Disabled

Primary slave address 0

General Call address detection Disabled

#### 7.3. RCC

#### 7.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 0 WS (1 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 3

Power Over Drive Disabled

#### 7.4. SYS

**Debug: Serial Wire** 

**Timebase Source: SysTick** 

#### 7.5. TIM2

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

#### 7.5.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 4294967295 Internal Clock Division (CKD) No Division

auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
PWM Generation Channel 1:	
Mode	PWM mode 1
Pulse (32 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
PWM Generation Channel 2:	
Mode	PWM mode 1
Pulse (32 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
7.6. TIM3 Combined Channels: Encoder Mod	de
7.6.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge

Prescaler Division Ratio No division Input Filter 0

#### 7.7. TIM4

**Combined Channels: Encoder Mode** 

7.7.1. Parameter Settings:	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division

0

Input Filter

#### 7.8. TIM10

mode: Activated

**Channel1: PWM Generation CH1** 

### 7.8.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0 Counter Mode Up Counter Period (AutoReload Register - 16 bits value ) 65535 Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

**PWM Generation Channel 1:** 

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

<sup>\*</sup> User modified value

## 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC4	ADC1_IN14	Analog mode	No pull-up and no pull-down	n/a	BAT_STATUS
I2C2	PB10	I2C2_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Very High *	IMU_SCL
	PC12	I2C2_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Very High	IMU_SDA
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
TIM2	PA0-WKUP	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	PWM_DCM_X
	PA1	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	PWM_DCM_Y
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENC_X_A
	PA7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENC_X_B
TIM4	PB6	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENC_Y_A
	PB7	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	ENC_Y_B
TIM10	PB8	TIM10_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	BUZ_PWM
GPIO	PC14- OSC32_IN	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CM_CCM_X
	PC15- OSC32_OU T	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CW_CCW_Y
	PH0- OSC_IN	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	BRAKE_XY

#### 8.2. DMA configuration

nothing configured in DMA service

### 8.3. NVIC configuration

## 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	15	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1, ADC2 and ADC3 interrupts	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
I2C2 event interrupt	unused		
I2C2 error interrupt	unused		
FPU global interrupt	unused		


#### 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true

#### \* User modified value

## 9. System Views

- 9.1. Category view
- 9.1.1. Current



## 10. Docs & Resources

Type Link