Addition of 16-bit Thumb[®] Instructions in Recent Architecture Versions

Most of the 16-bit Thumb[®] instructions are available in architecture v4T $(ARM7TDMI^{TM})$. However, a number of them are added in architecture v5, v6, and v7. Table C.1 lists these instructions.

Table C.1	Change of 16-bit Instruction Support in Various Recent ARM® Architecture
Versions	

VCISIONS					
v4T	v 5	v6	v6T2	Cortex-M3/M4 (v7-M)	
Ν	Υ	Υ	Υ	Υ	
Ν	Υ	Υ	Υ	BLX ,reg. only	
Ν	Ν	Ν	Υ	Υ	
Ν	Ν	Υ	Υ	CPSIE <i f="">, CPSID <i f=""></i></i>	
Ν	Ν	Υ	Υ	Υ	
Ν	Ν	Ν	Υ	Υ	
Ν	Ν	Ν	Υ	Υ	
Ν	Ν	Υ	Υ	REV, REV16, REVSH	
Ν	Ν	Ν	N ⁽¹⁾	Υ	
Ν	Ν	Υ	Υ	N	
Υ	Υ	Υ	Υ	Changed to SVC	
Ν	Ν	Υ	Υ	Υ	
Ν	Ν	Υ	Υ	Υ	
Ν	Ν	Ν	N ⁽¹⁾	Υ	
	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		N Y Y Y N Y Y N N N N N N Y N N N N N N	N Y Y Y Y N Y Y N N N N Y Y N N N Y Y Y N N N N Y Y N N N N Y N	

Note 1: SEV, WFE and WFI executes as NOP in v6T2 (First implementation of Thumb 2 on ARM1156T2(F)- $S^{\text{\tiny{TM}}}$)