

AION Verilog Testbench

AION Verilog Testbench

Earl Mai

emai@epicblockchain.io

June 6th, 2018

Revision 0.3

AION Verilog Testbench

Scope	3
Tools	3
Icarus Verilog	3
Make	3
GTKWave	3
Build	4
Simulate	4
Waveform Viewing	4

Scope

This document describes the tools and steps needed to simulate the local testbenches of the design. Due to the large memory requirements of Equihash (210,9), simulating with such a large memory pool is not feasible so the local testbenches have been designed for quick verification on a subset of tests.

Equihash Example Block

Description of the block. Inputs, outputs and functionality.
Test descriptions.

Tools

Icarus Verilog

<http://iverilog.icarus.com/>

The opensource simulator allows for easy and quick simulation of verilog code. Please follow the installation guide (http://iverilog.wikia.com/wiki/Installation_Guide) which supports building from scratch or prebuilt binaries (Linux, Windows etc).

Make

<http://gnuwin32.sourceforge.net/packages/make.htm>

In order setup the build files properly and include all the necessary files, Make was used to keep things simple.

GTKWave

<http://gtkwave.sourceforge.net/>

This is an opensource waveform viewer which can be used across platforms. As part of the Icarus Verilog install, an older version of GTKWave will be installed but can be upgraded to suit the users need.

AION Verilog Testbench

Build

By typing *make* in the \$ROOT/src/build folder, Icarus Verilog *iverilog* will be called and all available test benches will be built. The output generated are {TESTBENCH}.sim files which can be used for simulation.

<ADD IMAGE>

Simulate

Once build has successfully completed, we can now call on the *vvp* {TESTBENCH}.sim to simulate the design. The output generated is a {TESTBENCH}.vcd

<ADD IMAGE>

Waveform Viewing

Once simulation has completed, one can call on *gtkwave* {TESTBENCH}.vcd to open up a waveform of the simulation.

<ADD IMAGE>