实验一 运算器与排序

noname

2020年5月5日

1 实验目的

设计一算术逻辑运算单元(ALU),实现 $+,-,\&,|,\land$ 功能,并利用前述的 ALU 模块与适当的硬件电路,完成四个有符号数的排序功能。

2 逻辑设计

2.1 运算器 (ALU)

编写 ALU 代码并进行功能仿真

这里的 ALU 没有添加 sf 标志符,sf 即为 y[N-1]




图 1: 有符号数算术运算功能仿直结果

		图 1. 有利 了数异不色异功能仍其结木							
Name	Value	90 ns	95 ns	100 ns	105 ns	110 ns	115 ns	120 ns	125 ns
> 💆 a[3:0]	0011	0011							
> 💆 b[3:0]	0101	0101							
> W m[2:0]	101	010		011		100		101	
> ₩ y[3:0]	0000	0001		0111		0110		0000	
¹⊌ zf	0								
¹⊌ cf	0								
¹⊌ of	0								
> W PERIOD[31:0]	000000000000000000	000000000000000000000000000000000000000							

图 2: 有符号数算术逻辑功能仿真结果

2 逻辑设计 2

2.2 排序器

2.2.1 数据通路与状态图

画出数据通路与状态图 如图所示:




图 3: 排序电路 数据通路




图 4: 状态图

2.2.2 实现所需的寄存器、多选器

代码较为简单且老师已给出,作为附件,实验报告内不展示

2.2.3 仿真结果

如图所示:




图 5: 排序电路仿真结果

3 实验结果 3

3 实验结果

经仿真检验,ALU 与排序器的功能均正确实现。没有 FPGA, 无法检验在 FPGA 上的正确性

4 思考题

4.1 如果要求排序后的数据是递减顺序, 电路如何调整?

若要求排序后数据为递减顺序, 只需将排序电路中需要用到的寄存器使能信号取反即可

4.2 如果为了提高性能,使用两个 ALU, 电路如何调整?

首先对 x0,x1 和 x2,x3 排序使得 x0>x1,x2>x3 此时最小值在 x1,x3 中,最大值在 x0,x2 中 再对 x0,x2 和 x1,x3 排序使得 x0 为最大值,x3 为最小值 最后排序 x1,x2 使得 $x0 \ge x1 \ge x2 \ge x3$ 新的排序电路如下:




图 6: 新的排序电路

5 意见与建议

本次实验较为简单,主要是让学生复习 Verilog 的相关知识,为后面的实验打下了良好的基础

```
1
                             module ALU
 2
                             \#(parameter\ N=4)
 3
                             input [N-1:0] a,b,
 4
                             input [2:0] m,
 5
 6
 7
                             output reg [N-1:0] y,
                             \begin{array}{ccc} \textbf{output} & \textbf{reg} & cf \;, of \;, zf \;, sf \end{array}
 8
 9
                             );
10
11
                             always@(*)
12
                             begin
13
                             case (m)
14
                             3'b000:
15
                             begin
16
                             \{\,c\,f\;,y\,\}\;=\;a\!\!+\!\!b\,;
                             of \ = \ ({\sim}a\,[N-1] \ \& \ {\sim}b\,[N-1] \ \& \ y\,[N-1]) \ | \ (a\,[N-1] \ \& \ b\,[N-1] \ \& \ {\sim}y\,[N-1]) \, ;
17
18
                             zf = \sim |y; sf = y[N-1];
19
                             end
                             3 'b001:
20
21
                             begin
22
                             \{cf, y\} = a-b;
23
                             of \ = \ ( \ \sim a \, [N-1] \ \& \ b \, [N-1] \ \& \ y \, [N-1] ) \ | \ ( \ a \, [N-1] \ \& \ \sim b \, [N-1] \ \& \ \sim y \, [N-1] ) \ ;
24
                             zf = \sim |y; sf = y[N-1];
25
                             end
                             3'b010:
26
27
                             begin
28
                             \{\,c\,f\;,y\,\}\;=\;a\&b\,;
                             of = 0;
29
30
                             zf = \sim |y; sf = y[N-1];
31
                             end
32
                             3'b011:
33
                             begin
34
                             \{\,c\,f\;,y\}\;=\;a\,|\,b\,;
                             of = 0;
35
36
                             zf = \sim |y; sf = y[N-1];
37
38
                             3'b100:
                             begin
39
40
                             \{cf,y\} = a^b;
41
                             of = 0;
42
                             zf = \sim |y; sf = y[N-1];
43
44
                             default:
45
                             begin
                             y = 4'b0000;
46
```

```
module sort
54
55
                    \#(parameter\ N=4,
                                                                           //加载阶段
56
                    LOAD = 3'b000,
                                                                           //第一次排序
57
                    CX01F = 3'b001, CX12F = 3'b010, CX23F = 3'b011,
                    CX01S = 3'b100, CX12S = 3'b101,
                                                                           //第二次排序
58
                                                                           //第三次排序
59
                    CX01T = 3'b110,
                    HLT = 3'b111)
60
61
                    input [N-1:0]x0, x1, x2, x3,
62
                    input clk, rst,
63
                    output [N-1:0] s0, s1, s2, s3,
64
65
                    output reg done
66
                    );
67
68
69
                    reg
                             [2:0]CUR_STATE, NEXT_STATE;
                                                              //寄存器使能
70
                             en0, en1, en2, en3,
                                                      //寄存器前多选器信号
71
                    sel0, sel1, sel2, sel3,
72
                    sel_ALU_0, sel_ALU_1;
                                                      //ALU前多选器信号
73
                             [N-1:0] i0, i1, i2, i3, i_ALU_0, i_ALU_1;
                                                                         //寄存器及ALU数
74
                    wire
                        据
                                                             //ALU标 志 符
75
                    wire
                             of, sf, cf;
76
77
                    //DataPath
                                 R0 (.data(i0), .en(en0), .clk(clk), .q(s0)),
                    register
78
79
                    R1 (.data(i1), .en(en1), .clk(clk), .q(s1)),
                    R2 (.data(i2), .en(en2), .clk(clk), .q(s2)),
80
                    R3 (.data(i3), .en(en3), .clk(clk), .q(s3));
81
82
83
                    ALU #(N) alu (.a(i_ALU_0), .b(i_ALU_1), .m(CX01F), .of(of), .cf(
                        cf), .sf(sf));
84
85
                    \max \#(N) \quad M0 \ (.s(sel0), .a(x0), .b(i\_ALU\_1), .out(i0)),
86
                    M1 (.s(sel1), .a(x1), .b(i_ALU_0), .out(i1)),
                    M2 (.s(sel2), .a(x2), .b(i\_ALU\_1), .out(i2)),
87
88
                    M3 (.s(sel3), .a(x3), .b(i_ALU_0), .out(i3)),
89
90
                    M_ALU_0 (.s(sel_ALU_0), .a(s0), .b(s2), .out(i_ALU_0)),
                    M_ALU_1 \ (.s(sel_ALU_1), \ .a(s1), \ .b(s3), \ .out(i_ALU_1));
91
```

```
92
93
                       ///////Control Unit////////
94
                       always @(posedge clk or posedge rst)
                       if (rst) CUR_STATE <= LOAD;</pre>
95
                       else
96
97
                       CUR_STATE <= NEXT_STATE;
98
99
100
                       always @(*)
101
                       begin
102
                       case (CUR_STATE)
                       LOAD: NEXT_STATE <= CX01F;
103
104
                       CX01F: NEXT_STATE <= CX12F;
105
                       CX12F: NEXT\_STATE \le CX23F;
                       CX23F: NEXT_STATE <= CX01S;
106
                       CX01S: NEXT_STATE <= CX12S;
107
108
                       CX12S: NEXT_STATE <= CX01T;
109
                       CX01T: NEXT_STATE <= HLT;
                       default: NEXT STATE <= HLT;</pre>
110
                       endcase
111
112
                       end
113
114
                       always @(*)
115
116
                       begin
                       case (CUR_STATE)
117
                       LOAD: begin{sel0, sel1, sel2, sel3, en0, en1, en2, en3, done} = 9
118
                           b000011110; end
119
                       CX01F, CX01S, CX01T:
120
                       begin
121
                       sel0 = 1; sel1 = 1;
                       sel_ALU_0 = 0; sel_ALU_1 = 0;
122
                       //不加~号, 无符号从大到小、有符号从小到大
123
                                                                              //无符号数
124
                       //en0 = cf; en1 = cf;
125
                       en0 = (sf&of) | (\sim sf&\sim of) ; en1 = (sf&of) | (\sim sf&\sim of) ; //有符号数
126
                       en2 = 0; en3 = 0;
127
                       end
128
                       CX12F, CX12S:
129
                       begin
                       sel1 = 1; sel2 = 1;
130
131
                       sel_ALU_0 = 1; sel_ALU_1 = 0;
                       //\text{en1} = \sim \text{cf}; \text{en2} = \sim \text{cf};
                                                                                  //无符号数
132
                       en1 = \sim ((sf\&of)|(\sim sf\&\sim of)); en2 = \sim ((sf\&of)|(\sim sf\&\sim of)); //有符
133
                           号数
134
                       en0 = 0; en3 = 0;
135
                       end
                       CX23F:
136
137
                       begin
```

```
138
                        sel2 = 1; sel3 = 1;
139
                        sel_ALU_0 = 1; sel_ALU_1 = 1;
                                                                                //无符号数
140
                        //en2 = cf; en3 = cf;
                        en2 = (sf&of)|(\sim sf&\sim of); en3 = (sf&of)|(\sim sf&\sim of); //有符号数
141
142
                        en0 = 0; en1 = 0;
                        end
143
                       HLT:
144
145
                        begin
146
                        done = 1;
147
                        \{en0, en1, en2, en3\} = 4'b0000;
148
                        default: {sel0, sel1, sel2, sel3, sel_ALU_0, sel_ALU_1, en0, en1, en2,
149
                            en3} = 10'b0;
150
                        endcase
151
                        end
152
                        //assign s0 = r0, s1 = r1, s2 = r2, s3 = r3;
153
                        endmodule
154
                        module register
                        \#(parameter N = 4)
155
156
                        ( input clk, en,
157
                        input [N-1:0] data,
158
                        \begin{array}{ll} \textbf{output reg} & [N-1:0]q = 0 \end{array}
159
                        );
160
                        always@(posedge clk)
161
162
                        begin
163
                        if (en)
164
                        q \ll data;
165
                        end
166
167
                        endmodule
168
                        module mux
169
                        \#(parameter N = 4)
170
171
                        input [N-1:0]a, b,
                        input s,
172
                        output [N-1:0] out
173
174
                        );
175
                        assign out = (s=0 ? a : b);
176
177
                        endmodule
178
```