

SOLUTIONS 41


CHAPTER 3

Exercise 3.1




Exercise 3.2







Exercise 3.4



Exercise 3.5





Exercise 3.7

The circuit is sequential because it involves feedback and the output depends on previous values of the inputs. This is a SR latch. When $\overline{S}=0$ and $\overline{R}=1$, the circuit sets Q to 1. When $\overline{S}=1$ and $\overline{R}=0$, the circuit resets Q to 0. When both \overline{S} and \overline{R} are 1, the circuit remembers the old value. And when both \overline{S} and \overline{R} are 0, the circuit drives both outputs to 1.


Exercise 3.8

Sequential logic. This is a D flip-flop with active low asynchronous set and reset inputs. If \overline{S} and \overline{R} are both 1, the circuit behaves as an ordinary D flip-flop. If $\overline{S} = 0$, Q is immediately set to 0. If $\overline{R} = 0$, Q is immediately reset to 1. (This circuit is used in the commercial 7474 flip-flop.)

Exercise 3.9



Exercise 3.10




Exercise 3.11


If *A* and *B* have the same value, *C* takes on that value. Otherwise, *C* retains its old value.


Exercise 3.12

Make sure these next ones are correct too.




Exercise 3.13





Exercise 3.15



Exercise 3.16

From
$$\frac{1}{2Nt_{pd}}$$
 to $\frac{1}{2Nt_{cd}}$.

Exercise 3.17

If N is even, the circuit is stable and will not oscillate.

46

SOLUTIONS

chapter 3

(a) No: no register. (b) No: feedback without passing through a register. (c) Yes. Satisfies the definition. (d) Yes. Satisfies the definition.

Exercise 3.19

The system has at least five bits of state to represent the 24 floors that the elevator might be on.

Exercise 3.20

The FSM has $5^4 = 625$ states. This requires at least 10 bits to represent all the states.

Exercise 3.21

The FSM could be factored into four independent state machines, one for each student. Each of these machines has five states and requires 3 bits, so at least 12 bits of state are required for the factored design.

Exercise 3.22

This finite state machine asserts the output Q for one clock cycle if A is TRUE followed by B being TRUE.

state	encoding ⁸ 1:0
S0	00
S1	01
S2	10

TABLE 3.1 State encoding for Exercise 3.22

current state		inputs		next state	
s ₁	<i>s</i> ₀	а	b	s' ₁	s' ₀
0	0	0	X	0	0
0	0	1	X	0	1

TABLE 3.2 State transition table with binary encodings for Exercise 3.22

curren	i n p	u t s	next state		
<i>s</i> ₁	s ₀	a b		s' ₁	s' ₀
0	1	X	0	0	0
0	1	X	1	1	0
1	0	X	X	0	0

TABLE 3.2 State transition table with binary encodings for Exercise 3.22

.


curren	output	
<i>s</i> ₁	<i>s</i> ₀	q
0	0	0
0	1	0
1	0	1

TABLE 3.3 Output table with binary encodings for Exercise 3.22

$$S'_{1} = S_{0}B$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A$$

$$Q = S_1$$



Exercise 3.23

This finite state machine asserts the output Q when A AND B is TRUE.

state	encoding ⁸ 1:0
S0	00
S1	01
S2	10

TABLE 3.4 State encoding for Exercise 3.23


curren	t state	i n p	u t s	next state		output
<i>s</i> ₁	<i>s</i> ₀	а	b	s ' 1	s ' o	q
0	0	0	X	0	0	0
0	0	1	X	0	1	0
0	1	X	0	0	0	0
0	1	X	1	1	0	0
1	0	1	1	1	0	1
1	0	0	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	0	0	0


TABLE 3.5 Combined state transition and output table with binary encodings for Exercise 3.23

$$S'_{1} = \overline{S_{1}}S_{0}B + S_{1}AB$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A$$

$$Q' = S_1 A B$$





state	encoding ⁸ 1:0
S0	000
S1	001
S2	010

TABLE 3.6 State encoding for Exercise 3.24

state	encoding ⁸ 1:0
S3	100
S4	101
S5	110

TABLE 3.6 State encoding for Exercise 3.24

current state			inputs		next state		
s ₂	<i>s</i> ₁	<i>s</i> 0	t _a	t _b	s' ₂	s ' 1	s' ₀
0	0	0	0	X	0	0	1
0	0	0	1	X	0	0	0
0	0	1	X	X	0	1	0
0	1	0	X	X	1	0	0
1	0	0	X	0	1	0	1
1	0	0	X	1	1	0	0
1	0	1	X	X	1	1	0
1	1	0	X	X	0	0	0

TABLE 3.7 State transition table with binary encodings for Exercise 3.24

$$\begin{split} S_2 &= S_2 \oplus S_1 \\ S_1 &= \overline{S_1} S_0 \\ S_0 &= \overline{S_1} \overline{S_0} (\overline{S_2} \overline{t_a} + S_2 \overline{t_b}) \end{split}$$

cu	irrent sta	t e	outputs				
s ₂	s ₁	s ₀	l _{a 1}	l _{a 0}	l _{b 1}	1 _{b0}	
0	0	0	0	0	1	0	
0	0	1	0	1	1	0	
0	1	0	1	0	1	0	
1	0	0	1	0	0	0	
1	0	1	1	0	0	1	
1	1	0	1	0	1	0	

TABLE 3.8 Output table for Exercise 3.24

$$\begin{split} L_{A1} &= S_1 \overline{S_0} + S_2 \overline{S_1} \\ L_{A0} &= \overline{S_2} S_0 \\ L_{B1} &= \overline{S_2} \overline{S_1} + S_1 \overline{S_0} \\ L_{B0} &= S_2 \overline{S_1} S_0 \end{split} \tag{3.1}$$





FIGURE 3.1 State machine circuit for traffic light controller for Exercise 3.21

chapter 3



state	encoding ⁸ 1:0
S0	000
S1	001
S2	010
S3	100
S4	101

TABLE 3.9 State encoding for Exercise 3.25

current state		input	next state			output	
s ₂	s ₁	<i>s</i> ₀	а	s' ₂	s' ₁	s' ₀	q
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0

TABLE 3.10 Combined state transition and output table with binary encodings for Exercise 3.25

сп	irrent sta	t e	input	n	next state		
s ₂	<i>s</i> ₁	<i>s</i> ₀	а	s' ₂	s'1	s' ₀	q
0	0	1	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	0
0	1	0	1	1	0	1	0
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	1
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	0


TABLE 3.10 Combined state transition and output table with binary encodings for Exercise 3.25

$$S'_2 \ = \ \overline{S_2}S_1\overline{S_0} + S_2\overline{S_1}S_0$$

$$S'_1 = \overline{S_2} \overline{S_1} S_0 A$$

$$S'_0 = A(\overline{S_2}\overline{S_0} + S_2\overline{S_1})$$


$$Q = S_2 \overline{S_1} \overline{S_0} A + S_2 \overline{S_1} S_0 \overline{A}$$



54 SOLUTIONS

Exercise 3.26

chapter 3



Note: $\overline{N} \bullet \overline{D} \bullet \overline{Q} = \overline{Nickel} \bullet \overline{Dime} \bullet \overline{Quarter}$

FIGURE 3.2 State transition diagram for soda machine dispense of Exercise 3.23

55

state	encoding 89:0
S0	000000001
S5	000000010
S10	000000100
S25	000001000
S30	0000010000
S15	0000100000
S20	0001000000
S35	0010000000
S40	0100000000
S45	1000000000

FIGURE 3.3 State Encodings for Exercise 3.26

current state		inputs	n e x t	
s	nickel	d i m e	quarter	state s'
S0	0	0	0	S0
S0	0	0	1	S25
S0	0	1	0	S10
S0	1	0	0	S5
S5	0	0	0	S5
S5	0	0	1	S30
S5	0	1	0	S15
S5	1	0	0	S10
S10	0	0	0	S10

TABLE 3.11 State transition table for Exercise 3.26

current		inputs			
state s	nickel	d i m e	quarter	state s'	
S10	0	0	1	S35	
S10	0	1	0	S20	
S10	1	0	0	S15	
S25	X	X	X	S0	
S30	X	X	X	S0	
S15	0	0	0	S15	
S15	0	0	1	S40	
S15	0	1	0	S25	
S15	1	0	0	S20	
S20	0	0	0	S20	
S20	0	0	1	S45	
S20	0	1	0	S30	
S20	1	0	0	S25	
S35	X	X	X	S0	
S40	X	X	X	S0	
S45	X	X	X	S0	

TABLE 3.11 State transition table for Exercise 3.26

current state	inputs			nextstate
state	nickel	d i m e	quarter	s '
000000001	0	0	0	000000001
0000000001	0	0	1	000001000
000000001	0	1	0	000000100
0000000001	1	0	0	000000010

TABLE 3.12 State transition table for Exercise 3.26

57

current		nextstate		
state s	nickel	d i m e	quarter	s'
000000010	0	0	0	000000010
000000010	0	0	1	0000010000
000000010	0	1	0	0000100000
000000010	1	0	0	000000100
000000100	0	0	0	000000100
000000100	0	0	1	0010000000
000000100	0	1	0	0001000000
000000100	1	0	0	0000100000
000001000	X	X	X	000000001
0000010000	X	X	X	000000001
0000100000	0	0	0	0000100000
0000100000	0	0	1	0100000000
0000100000	0	1	0	000001000
0000100000	1	0	0	0001000000
0001000000	0	0	0	0001000000
0001000000	0	0	1	1000000000
0001000000	0	1	0	0000010000
0001000000	1	0	0	000001000
0010000000	X	X	X	000000001

TABLE 3.12 State transition table for Exercise 3.26

X

X

0000000001

0000000001

X

X

X

X

$$S'_9 = S_6 Q$$

100000000


$$S'_8 = S_5 Q$$

$$S'_{7} = S_{2}Q$$

 $S'_{6} = S_{2}D + S_{5}N + S_{6}NDQ$
 $S'_{5} = S_{1}D + S_{2}N + S_{5}NDQ$
 $S'_{4} = S_{1}Q + S_{6}D$
 $S'_{3} = S_{0}Q + S_{5}D + S_{6}N$
 $S'_{2} = S_{0}D + S_{1}N + S_{2}NDQ$
 $S'_{1} = S_{0}N + S_{1}NDQ$
 $S'_{0} = S_{0}NDQ + S_{3} + S_{4} + S_{7} + S_{8} + S_{9}$
 $Dispense = S_{3} + S_{4} + S_{7} + S_{8} + S_{9}$
 $ReturnNickel = S_{4} + S_{8}$
 $ReturnDime = S_{7} + S_{8}$
 $ReturnTwoDimes = S_{9}$

SOLUTIONS

59






FIGURE 3.4 State transition diagram for Exercise 3.27

current state s _{2:0}	n e x t s t a t e
000	001
001	011
011	010
010	110
110	111
111	101
101	100
100	000

TABLE 3.13 State transition table for Exercise 3.27

$$S'_{2} = S_{1}\overline{S_{0}} + S_{2}S_{0}$$

$$S'_{1} = \overline{S_{2}}S_{0} + S_{1}\overline{S_{0}}$$

$$S'_{0} = \overline{S_{2} \oplus S_{1}}$$

$$Q_{2} = S_{2}$$

$$Q_{1} = S_{1}$$

$$Q_{0} = S_{0}$$

SOLUTIONS 63




FIGURE 3.5 Hardware for Gray code counter FSM for Exercise 3.27




FIGURE 3.6 State transition diagram for Exercise 3.28

current state s _{2:0}	input up	n e x t s t a t e
000	1	001
001	1	011
011	1	010
010	1	110
110	1	111
111	1	101
101	1	100
100	1	000
000	0	100
001	0	000
011	0	001
010	0	011
110	0	010
111	0	110
101	0	111
100	0	101

TABLE 3.14 State transition table for Exercise 3.28

$$\begin{split} S_2 &= UPS_1\overline{S_0} + \overline{UPS_1}\overline{S_0} + S_2S_0 \\ S_1 &= S_1\overline{S_0} + UP\overline{S_2}S_0 + \overline{UP}S_2S_1 \\ S_0 &= UP \oplus S_2 \oplus S_1 \\ Q_2 &= S_2 \\ Q_1 &= S_1 \\ Q_0 &= S_0 \end{split}$$




FIGURE 3.7 Finite state machine hardware for Exercise 3.28

Exercise 3.29




FIGURE 3.8 Waveform showing Z output for Exercise 3.29

(b) This FSM is a Mealy FSM because the output depends on the current value of the input as well as the current state.






FIGURE 3.9 State transition diagram for Exercise 3.29

(Note: another viable solution would be to allow the state to transition from S0 to S1 on $B\overline{A}/0$. The arrow from S0 to S0 would then be $B\overline{A}/0$.)

current state	inpu	ı t s	next state	output
<i>s</i> _{1:0}	b	а	s 1:0	Z
00	X	0	00	0
00	0	1	11	0
00	1	1	01	1
01	0	0	00	0
01	0	1	11	1
01	1	0	10	1
01	1	1	01	1
10	0	X	00	0
10	1	0	10	0

TABLE 3.15 State transition table for Exercise 3.29

current state	inpu	ıts	next state output	output
S 1:0	b	а	s 1:0	Z
10	1	1	01	1
11	0	0	00	0
11	0	1	11	1
11	1	0	10	1
11	1	1	01	1

TABLE 3.15 State transition table for Exercise 3.29

$$S'_{1} = \overline{B}A(\overline{S_{1}} + S_{0}) + B\overline{A}(S_{1} + \overline{S_{0}})$$

$$S'_{0} = A(\overline{S_{1}} + S_{0} + B)$$

$$Z = BA + S_{0}(A + B)$$




FIGURE 3.10 Hardware for FSM of Exercise 3.26

Note: One could also build this functionality by registering input *A*, producing both the logical AND and OR of input *A* and its previous (registered)

value, and then muxing the two operations using B. The output of the mux is Z: Z = AA prev (if B = 0); Z = A + A prev (if B = 1).




FIGURE 3.11 Factored state transition diagram for Exercise 3.30

current state s _{I:0}	input a	next state s'1:0
00	0	00
00	1	01
01	0	00

TABLE 3.16 State transition table for output *Y* for Exercise 3.30

current state s _{1:0}	input a	next state
01	1	11
11	X	11

TABLE 3.16 State transition table for output *Y* for Exercise 3.30

current state $t_{I:0}$	input a	next state t'1:0
00	0	00
00	1	01
01	0	01
01	1	10
10	0	10
10	1	11
11	X	11

TABLE 3.17 State transition table for output *X* for Exercise 3.30

$$\begin{split} S_1 &= S_0(S_1 + A) \\ S_0 &= \overline{S_1}A + S_0(S_1 + A) \\ Y &= S_1 \\ \\ T_1 &= T_1 + T_0A \\ T_0 &= A(T_1 + \overline{T_0}) + \overline{A}T_0 + T_1T_0 \\ X &= T_1T_0 \end{split}$$




FIGURE 3.12 Finite state machine hardware for Exercise 3.30

Exercise 3.31

This finite state machine is a divide-by-two counter (see Section 3.4.2) when X = 0. When X = 1, the output, Q, is HIGH.

current state		input	next state		
<i>s</i> ₁	<i>s</i> ₀	х	s 1	s ' o	
0	0	0	0	1	
0	0	1	1	1	
0	1	0	0	0	


TABLE 3.18 State transition table with binary encodings for Exercise 3.31

current state		input	next state	
<i>s</i> ₁	<i>s</i> ₀	х	s' ₁	s' ₀
0	1	1	1	0
1	X	X	0	1

TABLE 3.18 State transition table with binary encodings for Exercise 3.31

current state		output		
s ₁	s ₀	q		
0	0	0		
0	1	1		
1	X	1		

TABLE 3.19 Output table for Exercise 3.31



Exercise 3.32

current state		input	next state			
s ₂	<i>s</i> ₁	<i>s</i> ₀	a	s' ₂	s'1	s ' o
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	0	1

TABLE 3.20 State transition table with binary encodings for Exercise 3.32

current state		input	next state			
s ₂	<i>s</i> ₁	<i>s</i> ₀	a	s' ₂	s'1	s' ₀
0	1	0	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	1	0	0

TABLE 3.20 State transition table with binary encodings for Exercise 3.32




FIGURE 3.13 State transition diagram for Exercise 3.32

Q asserts whenever A is HIGH for two or more consecutive cycles.

Exercise 3.33

ic:

(a) First, we calculate the propagation delay through the combinational log-

$$t_{pd} = 3t_{pd_XOR}$$

= 3 × 100 ps
= **300 ps**

Next, we calculate the cycle time:

$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

 $\ge [70 + 300 + 60] \text{ ps}$
 $= 430 \text{ ps}$
 $f = 1/430 \text{ ps} = 2.33 \text{ GHz}$

(b)
$$T_c \ge t_{pcq} + t_{pd} + t_{setup} + t_{skew}$$
 Thus, $t_{skew} \le T_c - (t_{pcq} + t_{pd} + t_{setup})$, where $T_c = 1 / 2$ GHz = 500 ps $\le [500 - 430]$ ps = **70 ps**

(c)

First, we calculate the contamination delay through the combinational logic:

$$t_{cd} = t_{cd_XOR}$$

= 55 ps
 $t_{ccq} + t_{cd} > t_{hold} + t_{skew}$
Thus,
 $t_{skew} < (t_{ccq} + t_{cd}) - t_{hold}$
 $< (50 + 55) - 20$
 < 85 ps

(d)




FIGURE 3.14 Alyssa's improved circuit for Exercise 3.33

First, we calculate the propagation and contamination delays through the combinational logic:

$$t_{pd} = 2t_{pd_XOR} = 2 \times 100 \text{ ps} = 200 ps $t_{cd} = 2t_{cd_XOR} = 2 \times 55 \text{ ps} = 110 ps$$$

Next, we calculate the cycle time:

$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

 $\ge [70 + 200 + 60] \text{ ps}$
 $= 330 \text{ ps}$
 $f = 1 / 330 \text{ ps} = 3.03 \text{ GHz}$

$$t_{\text{skew}} < (t_{ccq} + t_{cd}) - t_{\text{hold}}$$

< (50 + 110) - 20
< **140 ps**

SOLUTIONS

75

Exercise 3.34

- (a) 9.09 GHz
- (b) 15 ps
- (c) 26 ps

Exercise 3.35

(a)
$$T_c = 1 / 40 \text{ MHz} = 25 \text{ ns}$$

 $T_c \ge t_{pcq} + Nt_{\text{CLB}} + t_{\text{setup}}$
 $25 \text{ ns} \ge [0.72 + N(0.61) + 0.53] \text{ ps}$
Thus, N < 38.9
 $N = 38$

(b)
$$t_{\text{skew}} < (t_{ccq} + t_{cd_\text{CLB}}) - t_{\text{hold}}$$
 $< [(0.5 + 0.3) - 0] \text{ ns}$ $< 0.8 \text{ ns} = 800 \text{ ps}$

Exercise 3.36

1.138 ns

Exercise 3.37

P(failure)/sec =
$$1/\text{MTBF} = 1/(50 \text{ years} * 3.15 \text{ x } 10^7 \text{ sec/year}) = 6.34 \text{ x } 10^{-10}$$
 (EQ 3.26)

P(failure)/sec waiting for one clock cycle: $N*(T_0/T_c)*e^{-(Tc-tsetup)/Tau}$

= 0.5 * (110/1000) *
$$e^{-(1000-70)/100}$$
 = 5.0 x 10⁻⁶

P(failure)/sec waiting for two clock cycles: $N*(T_0/T_c)*[e^{-(Tc-tsetup)/Tau}]^2$

= 0.5 * (110/1000) *
$$[e^{-(1000-70)/100}]^2$$
 = 4.6 x 10⁻¹⁰

This is just less than the required probability of failure (6.34 x 10^{-10}). Thus, **2 cycles** of waiting is just adequate to meet the MTBF.

Exercise 3.38

(a) You know you've already entered metastability, so the probability that the sampled signal is metastable is 1. Thus,

$$P(\text{failure}) = 1 \times e^{-\frac{t}{\tau}}$$

Solving for the probability of still being metastable (failing) to be 0.01:

$$P(\text{failure}) = e^{-\frac{t}{\tau}} = 0.01$$

Thus,

$$t = -\tau \times \ln(P(failure)) = -20 \times \ln((0.01)) = 92$$
 seconds

(b) The probability of death is the chance of still being metastable after 3 minutes

P(failure) =
$$1 \times e^{-(3 \min \times 60 \sec) / 20 \sec} = 0.000123$$

Exercise 3.39

We assume a two flip-flop synchronizer. The most significant impact on the probability of failure comes from the exponential component. If we ignore the T_0/T_c term in the probability of failure equation, assuming it changes little with increases in cycle time, we get:

$$P(\text{failure}) = e^{-\frac{t}{\tau}}$$

$$MTBF = \frac{1}{P(\text{failure})} = e^{\frac{T_c - t_{\text{setup}}}{\tau}}$$

$$\frac{MTBF_2}{MTBF_1} = 10 = e^{\frac{T_{c2} - T_{c1}}{30ps}}$$

Solving for T_{c2} - T_{c1} , we get:

$$T_{c2} - T_{c1} = 69ps$$

SOLUTIONS

77

Thus, the clock cycle time must increase by **69 ps**. This holds true for cycle times much larger than T0 (20 ps) and the increased time (69 ps).

Exercise 3.40

Alyssa is correct. Ben's circuit does not eliminate metastability. After the first transition on D, D2 is always 0 because as D2 transitions from 0 to 1 or 1 to 0, it enters the forbidden region and Ben's "metastability detector" resets the first flip-flop to 0. Even if Ben's circuit could correctly detect a metastable output, it would asynchronously reset the flip-flop which, if the reset occurred around the clock edge, this could cause the second flip-flop to sample a transitioning signal and become metastable.

Question 3.1




FIGURE 3.15 State transition diagram for Question 3.1

current state	input	nextstate
S 5:0	a	s'5:0
000001	0	000010
000001	1	000001

TABLE 3.21 State transition table for Question 3.1

79

current state	input	nextstate
\$ 5:0	а	s'5:0
000010	0	000010
000010	1	000100
000100	0	001000
000100	1	000001
001000	0	000010
001000	1	010000
010000	0	100000
010000	1	000001
100000	0	000010
100000	1	000001

TABLE 3.21 State transition table for Question 3.1

$$S'_{5} = S_{4}A$$

$$S'_{4} = S_{3}A$$

$$S'_{3} = S_{2}A$$

$$S'_{2} = S_{1}A$$

$$S'_{1} = A(S_{1} + S_{3} + S_{5})$$

$$S'_{0} = A(S_{0} + S_{2} + S_{4} + S_{5})$$

$$Q = S_{5}$$




FIGURE 3.16 Finite state machine hardware for Question 3.1

Question 3.2

The FSM should output the value of A until after the first 1 is received. It then should output the inverse of A. For example, the 8-bit two's complement of the number 6 (00000110) is (11111010). Starting from the least significant bit on the far right, the two's complement is created by outputting the same value of the input until the first 1 is reached. Thus, the two least significant bits of the two's complement number are "10". Then the remaining bits are inverted, making the complete number 11111010.

81




FIGURE 3.17 State transition diagram for Question 3.2

current state	input	nextstate
state s _{1:0}	а	s ' 1 : 0
00	0	00
00	1	01
01	0	11
01	1	10
10	0	11
10	1	10
11	0	11
11	1	10

TABLE 3.22 State transition table for Question 3.2

$$S'_1 = S_1 + S_0$$

 $S'_0 = A \oplus (S_1 + S_0)$

$$Q = S_0$$




FIGURE 3.18 Finite state machine hardware for Question 3.2

Question 3.3

A latch allows input D to flow through to the output Q when the clock is HIGH. A flip-flop allows input D to flow through to the output Q at the clock edge. A flip-flop is preferable in systems with a single clock. Latches are preferable in *two-phase clocking* systems, with two clocks. The two clocks are used to eliminate system failure due to hold time violations. Both the phase and frequency of each clock can be modified independently.

Question 3.4




FIGURE 3.19 State transition diagram for Question 3.4

current state s _{4:0}	next state s'4:0
00000	00001
00001	00010

TABLE 3.23 State transition table for Question 3.4

current state s _{4:0}	next state S'4:0
00010	00011
00011	00100
00100	00101
11110	11111
11111	00000

TABLE 3.23 State transition table for Question 3.4

$$S'_{4} = S_{4} \oplus S_{3}S_{2}S_{1}S_{0}$$

$$S'_{3} = S_{3} \oplus S_{2}S_{1}S_{0}$$

$$S'_{2} = S_{2} \oplus S_{1}S_{0}$$

$$S'_{1} = S_{1} \oplus S_{0}$$

$$S'_{0} = \overline{S_{0}}$$

 $Q_{4:0} = S_{4:0}$

SOLUTIONS 85




FIGURE 3.20 Finite state machine hardware for Question 3.4

Question 3.5




FIGURE 3.21 State transition diagram for edge detector circuit of Question 3.5

current state s _{1:0}	input a	next state s'1:0
00	0	00
00	1	01
01	0	00
01	1	10
10	0	00
10	1	10

TABLE 3.24 State transition table for Question 3.5

$$S'_1 = AS_1$$
$$S'_0 = AS_1S_0$$

$$Q = S_1$$




FIGURE 3.22 Finite state machine hardware for Question 3.5

Question 3.6

Pipelining divides a block of combinational logic into N stages, with a register between each stage. Pipelining increases throughput, the number of tasks that can be completed in a given amount of time. Ideally, pipelining increases throughput by a factor of N. But because of the following three reasons, the

speedup is usually less than N: (1) The combinational logic usually cannot be divided into N equal stages. (2) Adding registers between stages adds delay called the *sequencing overhead*, the time it takes to get the signal into and out of the register, $t_{\text{setup}} + t_{pcq}$. (3) The pipeline is not always operating at full capacity: at the beginning of execution, it takes time to fill up the pipeline, and at the end it takes time to drain the pipeline. However, pipelining offers significant speedup at the cost of little extra hardware.

Question 3.7

A flip-flop with a negative hold time allows D to start changing *before* the clock edge arrives.

Question 3.8

We use a divide-by-three counter (see Example 3.6 on page 155 of the textbook) with A as the clock input followed by a *negative edge-triggered* flip-flop, which samples the input, D, on the negative or falling edge of the clock, or in this case, A. The output is the output of the divide-by-three counter, S_0 , OR the output of the negative edge-triggered flip-flop, N1. Figure 3.24 shows the waveforms of the internal signals, S_0 and N1.




FIGURE 3.23 Hardware for Question 3.8




FIGURE 3.24 Waveforms for Question 3.8

88

SOLUTIONS

chapter 3

Question 3.9

Without the added buffer, the propagation delay through the logic, t_{pd} , must be less than or equal to T_c - (t_{pcq} + $t_{\rm setup}$). However, if you add a buffer to the clock input of the receiver, the clock arrives at the receiver later. The earliest that the clock edge arrives at the receiver is $t_{\rm cd_BUF}$ after the actual clock edge. Thus, the propagation delay through the logic is now given an extra t_{cd_BUF} . So, t_{pd} now must be less than T_c + t_{cd_BUF} - (t_{pcq} + $t_{\rm setup}$).