

Senior Design Design Review

Team 25 - Security in Autonomous Vehicles

Kevin Gilbert, Gilberto Rodriguez, Christopher Haster, Hao Chen, Young Chou, Joshua Bryant

21 November 2014

1 PAPER OVERVIEW

An overview of our proposed design and deliverables for senior design will be covered below. Our overarching design will be broken down into three core subsections: (1) the CAN protocol and subsequent network hardening, (2) DSRC communication with high speed encryption, and (3) the robotics testbed.

1.1 CAN DESIGN

A FPGA (currently the Xilinx Zedboard) will act as a vital core to our system. DSRC transmissions will go through the FPGA for encryption and data buffering before being sent to the bus. Towards the end of hardening out CAN bus, protocol changes will be implemented to CAN on the FPGA through message validation using embedded firmware keys. Vulnerable nodes will be created within the FPGA fabric to act as a testing point for standard CAN versus our hardened system.

1.2 HIGH SPEED ENCRYPTION

Our system will require high speed data encryption and sender validation through message signatures.

1.3 ROBOTICS TESTBED

1.3.1 CONTROL ALGORITHM

We can use an Extended Kalman Filter (EKF) to collect information from our system being supplied by the DSRC and external feedback sensors and generate a reliability matrix.

