MIPS assembly language

These are assembly language instructions that have direct hardware implementation, as opposed to *pseudoinstructions* which are translated into multiple real instructions before being assembled.

- In the following, the register letters d, t, and s are placeholders for (register) numbers or register names.
- C denotes a constant (*immediate*).
- All the following instructions are native instructions.
- Opcodes and funct codes are in hexadecimal.
- The MIPS32 Instruction Set states that the word *unsigned* as part of Add and Subtract instructions, is a *misnomer*. The difference between *signed* and *unsigned* versions of commands is not a sign extension (or lack thereof) of the operands, but controls whether a trap is executed on overflow (*e.g. Add*) or an overflow is ignored (*Add unsigned*). An immediate operand CONST to these instructions is always signextended.

Integer

MIPS has 32 integer registers. Data must be in registers to perform arithmetic. Register \$0 always holds 0 and register \$1 is normally reserved for the assembler (for handling pseudo instructions and large constants).

The encoding shows which bits correspond to which parts of the instruction. A hyphen (-) is used to indicate don't cares.

Category	Name	Instruction syntax	Meaning		rmat/op	code/funct	Notes/Encoding
	Add	add \$d,\$s,\$t	\$d = \$s + \$t	R	0	20 ₁₆	adds two registers, executes a tra on overflow
							000000ss sssttttt ddddd100
	Add	addu \$d,\$s,\$t	\$d = \$s + \$t		0		as above but ignores an overflow
	unsigned			R		21 ₁₆	000000ss sssttttt ddddd100
	Subtract	sub	\$d = \$s - \$t	R	0	22 ₁₆	subtracts two registers, executes trap on overflow
	Subtract	\$d,\$s,\$t		K		2216	000000ss sssttttt ddddd100
	Subtract	ah					as above but ignores an overflow
		subu \$d,\$s,\$t	\$d = \$s - \$t	R	0	23 ₁₆	000000ss sssttttt ddddd000 00100
	Add immediate	addi \$t,\$s,C	\$t = \$s + C (signed)	I	8 ₁₆	-	Used to add sign-extended const (and also to copy one register to another: addi \$1, \$2, 0), executes trap on overflow
							001000ss sssttttt CCCCCCC CCCC
		addiu \$t,\$s,C	\$t = \$s + C (signed)				as above but ignores an overflow
Arithmetic				I	9 ₁₆	-	001001ss sssttttt CCCCCCC CCCC
	Multiply mult	mult \$s,\$t	L0 = ((\$s * \$t) << 32) >> 32; HI = (\$s * \$t) >> 32;	R	0	18 ₁₆	Multiplies two registers and puts 64-bit result in two special mem spots - LO and HI. Alternatively one could say the result of this operation is:
							(int HI,int LO) = (64-bit) \$s *
							. See mfhi and mflo for accessin LO and HI regs.
	Multiply multu \$5	multu \$s,\$t	ultu \$s,\$t	R	0	19 ₁₆	Multiplies two registers and puts 64-bit result in two special mem spots - LO and HI. Alternatively one could say the result of this operation is:
	unsigned	macca \$3,\$c					(int HI,int LO) = (64-bit) \$s *
							. See mfhi and mflo for accessin LO and HI regs.
	Divide	div \$s, \$t	LO = \$s / \$t HI = \$s % \$t	R	0	1A ₁₆	Divides two registers and puts the 32-bit integer result in LO and the remainder in HI. [36]
	Divide unsigned	divu \$s, \$t	LO = \$s / \$t HI = \$s % \$t	R	0	1B ₁₆	Divides two registers and puts the 32-bit integer result in LO and the remainder in HI.
	Load	lw \$t,C(\$s)	<pre>\$t = Memory[\$s + C]</pre>	I	23 ₁₆	-	loads the word stored from: MEM[\$s+C] and the following a bytes.
	Load halfword	lh \$t,C(\$s)	<pre>\$t = Memory[\$s + C] (signed)</pre>	I	21 ₁₆	-	loads the halfword stored from: MEM[\$s+C] and the following byte. Sign is extended to width or register.
	Load halfword unsigned	lhu \$t,C(\$s)	<pre>\$t = Memory[\$s + C] (unsigned)</pre>	I	25 ₁₆	-	As above without sign extension
							loads the byte stored from:

	Load byte	ιυ φι, ι(\$5)	<pre>\$t = Memory[\$s + C] (signed)</pre>	I	20 ₁₆	-	MEM[\$s+C].
	Load byte	lbu	<pre>\$t = Memory[\$s + C] (unsigned)</pre>	I	24 ₁₆	_	As above without sign extension.
	unsigned Store word	\$t,C(\$s) sw \$t,C(\$s)	Memory[\$s + C] = \$t	Ι	2B ₁₆	-	stores a word into: MEM[\$s+C] at the following 3 bytes. The order of the operands is a large source of confusion.
	Store half	sh \$t,C(\$s)	Memory[\$s + C] = \$t	I	29 ₁₆	-	stores the least-significant 16-bit of a register (a halfword) into: MEM[\$s+C].
Data Transfer	Store byte	sb \$t,C(\$s)	Memory[\$s + C] = \$t	I	28 ₁₆	-	stores the least-significant 8-bit of register (a byte) into: MEM[\$s+C]
2.1.1. 1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1	Load upper immediate	lui \$t,C	\$t = C << 16	I	F ₁₆	-	loads a 16-bit immediate operand into the upper 16-bits of the regist specified. Maximum value of constant is 2 ¹⁶ -1
	Move from high	mfhi \$d	\$d = HI	R	0	10 ₁₆	Moves a value from HI to a regist Do not use a multiply or a divide instruction within two instructions of mfhi (that action is undefined because of the MIPS pipeline).
	Move from low	mflo \$d	\$d = L0	R	0	12 ₁₆	Moves a value from LO to a register. Do not use a multiply or divide instruction within two instructions of mflo (that action is undefined because of the MIPS pipeline).
	Move from Control Register	mfcZ \$t, \$d	<pre>\$t = Coprocessor[Z].ControlRegister[\$d]</pre>	R	0		Moves a 4 byte value from Coprocessor Z Control register to general purpose register. Sign extension.
	Move to Control Register	mtcZ \$t, \$d	<pre>Coprocessor[Z].ControlRegister[\$d] = \$t</pre>	R	0		Moves a 4 byte value from a general purpose register to a Coprocessor Z Control register. Sign extension.
							Bitwise and
	And	and \$d,\$s,\$t	\$d = \$s & \$t	R	0	24 ₁₆	000000ss sssttttt ddddd100
							Leftmost 16 bits are padded with
	And immediate	andi \$t,\$s,C	\$t = \$s & C	I	C ₁₆	-	001100ss sssttttt CCCCCCC CCCCC
	Or	or \$d,\$s,\$t	\$d = \$s \$t	R	0	25 ₁₆	Bitwise or
	Or immediate	ori \$t,\$s,C	\$t = \$s C	I	D ₁₆	-	Leftmost 16 bits are padded with
Logical	Exclusive	xor \$d,\$s,\$t	\$d = \$s ^ \$t	R	0	26 ₁₆	Bitwise exclusive or
	Exclusive or immediate	xori \$t,\$s,C	\$t = \$s ^ C	I	E ₁₆	-	Leftmost 16 bits are padded with
	Nor	nor \$d,\$s,\$t	\$d = ~ (\$s \$t)	R	0	27 ₁₆	Bitwise nor
	Set on less than	slt \$d,\$s,\$t	\$d = (\$s < \$t)	R	0	2A ₁₆	Tests if one register is less than another.
	Set on less than unsigned	sltu \$d,\$s,\$t	\$d = (\$s < \$t)	R	0	2B ₁₆	Tests if unsigned integer in one register is less than another.
	Set on less than immediate	slti \$t,\$s,C	\$t = (\$s < C)	I	A ₁₆	-	Tests if one register is less than a constant.
	Shift left logical immediate	sll \$d,\$t,shamt	\$d = \$t << shamt	R	0	0	shifts shamt number of bits to the left (multiplies by 2 ^{shamt})
	Shift right	srl	\$d = \$t >> shamt				shifts shamt number of bits to the right - zeros are shifted in (divide by 2 ^{shamt}). Note that this

	logical immediate	\$d,\$t,shamt		R	0	2 ₁₆	instruction only works as division of a two's complement number if the value is positive.
Bitwise shift	Shift right arithmetic immediate Shift left logical	sra \$d,\$t,shamt	$d=t>> shamt + \left(\sum_{n=1}^{shamt} 2^{32-n}\right) \cdot (t>>31)$	R	0	3 ₁₆	shifts shamt number of bits - the sign bit is shifted in (divides a positive or even 2's complement
		sllv \$d,\$t,\$s	\$d = \$t << \$s	R	0	4 16	shifts \$5 xumber of bits to the left (multiplies by 2 ^{\$s})
	GL:G : L	_	\$d = \$t >> \$s		0		shifts \$5 number of bits to the right - zeros are shifted in (divides by
	Shift right logical	srlv \$d,\$t,\$s		R		6 ₁₆	2 *s). Note that this instruction only works as division of a two's complement number if the value is positive.
	Shift right arithmetic		$d=t>>$ s+ $\sum_{n=1}^{s} 2^{32-n} \cdot (t>>31)$	R	0	7 ₁₆	shifts \$5 number of bits - the sign bit is shifted in (divides a positive or even 2's complement number by $2^{\$s}$)
	Branch on equal	beq \$s,\$t,C	if (\$s == \$t) go to PC+4+4*C	I	4 ₁₆	-	Goes to the instruction at the specified address if two registers are equal.
Conditional branch							000100ss sssttttt CCCCCCC CCCCCCC
	Branch on not equal	bne \$s,\$t,C	if (\$s != \$t) go to PC+4+4*C	I	5 ₁₆	-	Goes to the instruction at the specified address if two registers are <i>not</i> equal.
	Jump	j C	PC = PC+4[31:28] . C*4	J	2 ₁₆	-	Unconditionally jumps to the instruction at the specified address.
Unconditional jump	Jump register	jr \$s	goto address \$S	R	0	8 ₁₆	Jumps to the address contained in the specified register
	Jump and link	jal C	\$31 = PC + 4; PC = PC+4[31:28] . C*4	J	3 ₁₆	-	For procedure call - used to call a subroutine, \$31 holds the return address; returning from a subroutine is done by: jr \$31. Return address is PC + 8, not PC + 4 due to the use of a branch delay slot which forces the instruction after the jump to be executed

Note: In MIPS assembly code, the offset for branching instructions can be represented by a label elsewhere in the code.

Note: There is no corresponding *load lower immediate* instruction; this can be done ori (or immediate) with the register \$0 (whose value is always zero). For example, both addi \$1, \$0, 100 and ori \$1, \$0, 100 load the decimal value 100 into register \$1. However, if you are trying to create a 32-bit value with lui (load upper immediate) followed by a "load lower immediate", it is wise to use ori \$1, \$0, 100. The instruction addi will sign extend the most significant bit and potentially overwrite the upper 16 bits when adding negative values.

Note: Subtracting an immediate can be done with adding the negation of that value as the immediate.

Floating point

MIPS has 32 floating-point registers. Two registers are paired for double precision numbers. Odd numbered registers cannot be used for arithmetic or branching, just as part of a double precision register pair.

Category	Name	Instruction syntax	Meaning	Format	opcode	funct	Notes/Encoding
	FP add single	add.s \$x,\$y,\$z	x = y + z				Floating-Point add (single precision)
	FP subtract single	sub.s \$x,\$y,\$z	\$x = \$y - \$z				Floating-Point subtract (single precision)
Arithmetic	FP multiply single	mul.s \$x,\$y,\$z	\$x = \$y * \$z				Floating-Point multiply (single precision)
	FP divide single	div.s \$x,\$y,\$z	\$x = \$y / \$z				Floating-Point divide (single precision)
Artimicuc	FP add double	add.d \$x,\$y,\$z	x = y + z				Floating-Point add (double precision)
	FP subtract double	sub.d \$x,\$y,\$z	\$x = \$y - \$z				Floating-Point subtract (double precision)
	FP multiply double	mul.d \$x,\$y,\$z	\$x = \$y * \$z				Floating-Point multiply (double precision)
	FP divide double	div.d \$x,\$y,\$z	\$x = \$y / \$z				Floating-Point divide (double precision)
Data	Load word coprocessor	lwcZ \$x,CONST (\$y)	Coprocessor[Z].DataRegister[\$x] = Memory[\$y + CONST]	I			Loads the 4 byte word stored from: MEM[\$y+CONST] into a Coprocessor data register. Sign extension.
Transfer	Store word coprocessor	swcZ \$x,CONST (\$y)	Memory[\$y + CONST] = Coprocessor[Z].DataRegister[\$x]	I			Stores the 4 byte word held by a Coprocessor data register into: MEM[\$y+CONST]. Sign extension.
	FP compare single (eq,ne,lt,le,gt,ge)	c.lt.s \$f2,\$f4	cond = (\$f2 < \$f4)				Floating-point compare less than single precision
Logical	FP compare double (eq,ne,lt,le,gt,ge)	c.lt.d \$f2,\$f4	cond = (\$f2 < \$f4)				Floating-point compare less than double precision
	branch on FP true	bclt 100	if (cond) goto PC+4+100;				PC relative branch if FP condition
Branch	branch on FP false	bc1f 100	if (cond) goto PC+4+100;				PC relative branch if not condition

Pseudo instructions

These instructions are accepted by the MIPS assembler, although they are not real instructions within the MIPS instruction set. Instead, the assembler translates them into sequences of real instructions.

Name	instruction syntax	Real instruction translation	meaning
Move	move \$rt,\$rs	add \$rt,\$rs,\$zero	R[rt]=R[rs]
Clear	clear \$rt	add \$rt,\$zero,\$zero	R[rt]=0
Not	not \$rt, \$rs	nor \$rt, \$rs, \$zero	R[rt]=~R[rs]
Load Address	la \$rd, LabelAddr	<pre>lui \$rd, LabelAddr[31:16] ori \$rd,\$rd, LabelAddr[15:0]</pre>	\$rd = Label Address
Load Immediate	li \$rd, IMMED[31:0]	lui \$rd, IMMED[31:16] ori \$rd,\$rd, IMMED[15:0]	\$rd = 32 bit Immediate value
Branch unconditionally	b Label	beq \$zero,\$zero,Label	PC=Label
Branch and link	bal Label	bgezal \$zero,Label	R[31]=PC+8; PC=Label;
Branch if greater than	bgt \$rs,\$rt,Label	slt \$at,\$rt,\$rs bne \$at,\$zero,Label	if (R[rs]>R[rt]) PC=Label
Branch if less than	blt \$rs,\$rt,Label	slt \$at,\$rs,\$rt bne \$at,\$zero,Label	if (R[rs] <r[rt]) PC=Label</r[rt])
Branch if greater than or equal	bge \$rs,\$rt,Label	slt \$at,\$rs,\$rt beq \$at,\$zero,Label	if (R[rs]>=R[rt]) PC=Label
Branch if less than or equal	ble \$rs,\$rt,Label	slt \$at,\$rt,\$rs beq \$at,\$zero,Label	if (R[rs]<=R[rt]) PC=Label
Branch if less than or equal to zero	blez \$rs,Label	slt \$at,\$zero,\$rs beq \$at,\$zero,Label	if (R[rs]<=0) PC=Label
Branch if greater than unsigned	bgtu \$rs,\$rt,Label	sltu \$at,\$rt,\$rs bne \$at,\$zero,Label	if (R[rs]>R[rt]) PC=Label
Branch if greater than zero	bgtz \$rs,Label	slt \$at,\$zero,\$rs bne \$at,\$zero,Label	if (R[rs]>0) PC=Label
Branch if equal to zero	beqz \$rs,Label	beq \$rs,\$zero,Label	if (R[rs]==0) PC=Label
Branch if not equal to zero	bnez \$rs,Label	bne \$rs,\$zero,Label	if (R[rs]!=0) PC=Label
Multiplies and returns only first 32 bits	mul \$d, \$s, \$t	mult \$s, \$t mflo \$d	\$d = \$s * \$t
Divides and returns quotient	div \$d, \$s, \$t	div \$s, \$t mflo \$d	\$d = \$s / \$t
Divides and returns remainder	rem \$d, \$s, \$t	div \$s, \$t mfhi \$d	\$d = \$s % \$t

Other instructions

- NOP (no operation) (machine code 0x00000000, interpreted by CPU as sll \$0,\$0,0)
- break (breaks the program, used by debuggers)
 syscall (used for system calls to the operating system)

Many other pseudoinstructions and floating-point instructions present in MIPS R2000 are given in Appendix B.10 of Computer Organization and Design, Fourth Edition by Patterson and Hennessy.

Example code

The following sample code implements the Euler's totient function in MIPS assembly language:

```
.text
.globl main
     main:
          la $a0, query
                                             #First the query
          li $v0, 4
          syscall
li $v0, 5
syscall
                                        #Read the input
         move $t0, $v0
                                             #store the value in a temporary variable
                                    #store the value in $t1, $t2
# $t1 iterates from m-1 to 1
                                    # $t2 maintains a counter of the number of coprimes less than m
        sub $t1, $t0, 1
li $t2, 0
        blez $t1, done
                                            #termination condition
        move $a0, $t0
                                            #Argument passing
                                            #Argument passing
#to GCD function
        move $a1, $t1
        jal gcd
sub $t3, $v0, 1
        beqz $t3, inc
addi $t1, $t1, -1
                                            #checking if gcd is one
#decrementing the iterator
     inc:
          addi $t2, $t2, 1
addi $t1, $t1, -1
                                            #incrementing the counter
                                            #decrementing the iterator
          b tot
                                       #recursive definition
             addi $sp, $sp, -12
             sw $a1, 8($sp)
        sw $a0, 4($sp)
                 sw $ra, 0($sp)
        move $v0, $a0
        beqz $a1, gcd_return
move $t4, $a0
                                                     #termination condition
                                            #computing GCD
        move $a0, $a1
         remu $a1, $t4, $a1
         jal gcd
         lw $a1, 8($sp)
        lw $a0, 4($sp)
    {\tt gcd\_return:}
        lw $ra, 0($sp)
        addi $sp, $sp, 12
        jr $ra
                                         #print the result
                                    #first the message
         la $a0, result_msg
         li $v0, 4
         syscall
                                    #then the value
        move $a0, $t2
        li $v0, 1
syscall
                                    #exit
        li $v0, 10
        syscall
 .data
           .asciiz "Input m =
    result_msg: .asciiz "Totient(m) = "
```

Compiler register usage

The hardware architecture specifies that:

- General purpose register \$0 always returns a value of 0.
- General purpose register \$31 is used as the link register for jump and link instructions.
- HI and LO are used to access the multiplier/divider results, accessed by the mfhi (move from high) and mflo commands.

These are the only hardware restrictions on the usage of the general purpose registers.

The various MIPS tool-chains implement specific calling conventions that further restrict how the registers are used. These calling conventions are totally maintained by the tool-chain software and are not required by the hardware.

Registers for O32 Calling Convention

Name	Number	Use	Callee must preserve?
\$zero	\$0	constant 0	N/A
\$at	\$1	assembler temporary	No
\$v0-\$v1	\$2-\$3	values for function returns and expression evaluation	No
\$a0-\$a3	\$4-\$7	function arguments	No
\$t0-\$t7	\$8-\$15	temporaries	No
\$s0 – \$s7	\$16–\$23	saved temporaries	Yes
\$t8-\$t9	\$24–\$25	temporaries	No
\$k0-\$k1	\$26–\$27	reserved for OS kernel	N/A
\$gp	\$28	global pointer	Yes (except PIC code)
\$sp	\$29	stack pointer	Yes
\$fp	\$30	frame pointer	Yes
\$ra	\$31	return address	N/A

Registers for N32 and N64 Calling Conventions^[38]

Name	Number	Use	Callee must preserve?
\$zero	\$0	constant 0	N/A
\$at	\$1	assembler temporary	No
\$v0-\$v1	\$2-\$3	values for function returns and expression evaluation	No
\$a0-\$a7	\$4-\$11	function arguments	No
\$t4-\$t7	\$12–\$15	temporaries	No
\$s0 – \$s7	\$16–\$23	saved temporaries	Yes
\$t8-\$t9	\$24–\$25	temporaries	No
\$k0-\$k1	\$26-\$27	reserved for OS kernel	N/A
\$gp	\$28	global pointer	Yes
\$sp	\$29	stack pointer	Yes
\$s8	\$30	frame pointer	Yes
\$ra	\$31	return address	N/A

Registers that are preserved across a call are registers that (by convention) will not be changed by a system call or procedure (function) call. For example, \$s-registers must be saved to the stack by a procedure that needs to use them, and \$sp and \$fp are always incremented by constants, and decremented back after the procedure is done with them (and the memory they point to). By contrast, \$ra is changed automatically by any normal function call (ones that use jal), and \$t-registers must be saved by the program before any procedure call (if the program needs the values inside them after the call).