# **ESc201**: Introduction to Electronics

# Sequential Circuit Design -1 Flip Flop / Latch


Dr. Y. S. Chauhan

Dept. of Electrical Engineering

IIT Kanpur


# **Digital Circuits**

#### **Combinational Circuits**




Output is determined by current values of inputs only.

# **Sequential Circuits**



Output is determined in general by current values of inputs and past values of inputs/outputs as well.

#### **NOR SR Latch**




$$Q = 1; \overline{Q} = 0$$
 Set State

$$Q = 0; \overline{Q} = 1$$
 Re set State


S	R	Q	Q	State
1	0	1	0	SET

### **NOR SR Latch**




$$Q = 1; \overline{Q} = 0$$
 Set State

$$Q = 0; \overline{Q} = 1$$
 Re set State




S	R	Q	Q	State
1	0	1	0	SET
C	) 1	0	1	RESET

## **HOLD State**





S	R	Q	Q	State
1	0	1	0	SET
0	1	0	1	RESET
0	0	Q	Q	HOLD
1	1	0	0	INVALID





Both the outputs are well defined and 0. The first problem is that we do not get complementary output.

A more serious problem occurs when we switch the latch to the hold state by changing RS from 11  $\rightarrow$  00 . Suppose the inputs do not change simultaneously and we get the situation 11  $\rightarrow$  01\*  $\rightarrow$  00












Suppose the inputs change as RS =  $11 \rightarrow 10^* \rightarrow 00$ 




So although output is well defined when we apply RS = 11, it becomes unpredictable once we switch the latch to hold state by applying RS = 00. That is why RS = 11 is not used as an input combination.

#### The error can occur also due to unequal gate delays.










Suppose gate-1 is faster

On the other hand suppose that gate-2 is faster.









Again the output is unpredictable in general


# **NAND** Latch






S	R	Q	Q	State
0	1	1	0	SET
1	0	0	1	RESET
1	1	Q	Q	HOLD
0	0	1	1	INVALID

# **RS NAND Latch with Enable**




## **Hold State**




Enable	S R	Q Q	State
0	хх	а а	Hold
1	1 0	1 0	Set
1	0 1	0 1	Reset
1	0 0	Q Q	Hold
1	1 1	0 0	Invalid

# **D** latch




Enable	S	R	Q	Q	State
0	Х	Χ	Q	Q	Hold
1	1	0	1	0	Set
1	0	1	0	1	Reset
1	0	0	Q	Q	Hold
1	1	1	0	0	Invalid




If EN = 1 then Q = D otherwise the latch is in Hold state


#### **Problem with Latch**




Circuits are designed with the idea there would be single change in output or memory state in single clock cycle.




# **Edge Triggered Latch or Flip-flop**



# **Negative Edge Triggered Latch or Flip-flop**




#### **Master-Slave D Flip-flop**




How do convert this into a positive edge triggered D flip-flop?


### Positive edge triggered D Flip-flop



### Positive edge triggered D Flip-flop



#### Positive edge triggered D Flip-flop



A change in input has no effect if it occurs after the clock edge