

# AMD Vivado™ Design Suite Essentials: Key Techniques for Superior RTL Development

Adam@adiuvoengineering.com



# Objective

#### Session Objectives:

- 1. Introduce the Ultrafast Design Methodology
- 2. Architecting your FPGA
- 3. Control Sets and Signals
- 4. RTL Design Templates
- 5. Design Review Checks



Challenge: Getting it wrong can have significant impacts

Plan the architecture from day one and try to leverage IP cores wherever possible to reduce the amount of development needed. When it comes to hierarchy, there are several considerations:






Simple rules which can help significantly:

- Keep clocking & IO functionality

   (e.g., gigabit serial links and memory interfaces) at the top level
- Leverage hierarchy design appropriately
- 3. Use existing IP blocks





Leverage the register-rich environment of FPGAs.

- 1. Registering the inputs and outputs of all modules yield several benefits:
  - Contains critical paths to module
  - Prevents optimization across modules
  - Simplifies the debugging and analysis
- 2. Ensure the attributes are leveraged:
  - KEEP\_HIERARCY
  - SHREG\_EXTRACT




Design modules are like an onion with several layers.

Placement wrapper – registers can help with implementations at higher speeds.

Registers in placement wrapper around module allows placement to be optimized for implementation.

Signals cannot cross die in one clock so additional registers enable more placement options as signals are registered.







Design reuse is a critical aspect and a high priority.

One key aspect to reuse is interfacing - when developing IP modules, use standard interfaces:

- AXI Memory Map High bandwidth memory mapped transactions e.g. DMA
- AXI Lite Low speed memory mapped configuration of registers in IP
- AXI Stream Unidirectional data stream, unaddressed for point-to-point transfer







#### **Read Address**

- ARVALID Handshake
- ARREADY
- ARID[m:0]
- ARADDR[a:0]
- ARLEN[7:0]
- ARSIZE[2:0]
- ARBURST[1:0]
- ARPROT[2:0]
- ARLOCK
- ARCACHE[3:0]
- ARREGION[3:0]
- ARQOS[3:0]

#### **Read Data**

- RVALID Handshake
- RREADY
- RID[m:0]
- RDATA[n-1:0]
- RRESP[1:0]
- RLAST

#### Write Address

- AWVALID
- AWREADY
- AWID[m:0]
- AWADDR[a:0]
- AWLEN[7:0]
- AWSIZE[2:0]
- AWPROT[2:0] AWBURST[1:0]
- AWLOCK
- AWCACHE[3:0] AWREGION[3:0]
- AWQOS[3:0]

#### **Write Data**

- WVALID - Handshake
- WREADY
- WDATA[n-1:0]
- WSTRB[n/8-1:0]
- WLAST

#### Write


#### Response Handshake


- BVALID
- BREADY
- BID[m:0]
- BRESP[1:0]



#### All AXI channels follow READY/VALID handshake rules:


- Once 'VALID', it can't be de-asserted until the corresponding ready is received
- Once 'VALID', other signals driven by initiator must not change
- 'READY' can be withheld
- 'VALID' must NEVER be withheld (system may deadlock)
- No combinatorial paths between input and output signals of the same interface





READY before VALID ("Pre-asserted READY") Master must **never** wait for READY





- AXI4-Stream is a unidirectional, point-to-point interface standard for exchanging continuous streams of data
  - Like the write data channel of memory mapped AXI4
- Stream interfaces are flexible:
  - Most of the signals are optional so IPs can 'opt-in' to only those signaling features that are necessary for their application




- AXI is key for development
- Develop a series of libraries / packages which define and implement AXI interfaces and create bus functional models





# Decompose hierarchy into functional blocks:

- Enables blocks (not just IP blocks) to be reused.
  - Write bd TCL
- Common blocks:
  - Processing
  - Image input
  - Image output
  - Algorithm







#### Processing:

AMD MicroBlaze™ V
 Processor and supporting IP modules

#### Image path:

- Further levels of hierarchy. Input stage, pipeline & output stage
- Makes additions to pipeline simple








When creating custom modules, follow a process:

- Define requirements
- Define interfacing
- Create micro architecture
- Create test bench




### **Control Sets**



Resets: The question of using a reset or not is important in the AMD ecosystem.


Whenever possible, we should leverage the Global Set Reset, which is applied at the end of configuration.





To achieve maximum DSP48 pipeline, registers are needed to be used. These are dual input registers (B, A, D) along with middle (M), and op

register (P).



<sup>\*</sup>These signals are dedicated routing paths internal to the DSP48E1 column. They are not accessible via fabric routing resources.

UG369\_c1\_01\_052109

Figure 2-1: 7 Series FPGA DSP48E1 Slice



How do we write code that has a big impact on the options, synthesis, and placement the tool can make?

One key aspect is to reset the 'use' and 'sync / async' reset style.

Getting this wrong will have a big impact on how the synthesis maps to the primitives available.



#### Asynchronous Reset

```
sync: process(i_clk,i_resetn)
begin
    if i resetn = '1' then
        s a delay 0 <= (others =>'0');
        s b delay 0 <= (others =>'0');
        s a delay 1 <= (others =>'0');
        s b delay 1 <= (others =>'0');
        o res <= (others =>'0');
    elsif rising edge(i clk) then
        s a delay 0 <= i a;
        s b delay 0 <= i b;
        s_a_delay_1 <= s_a_delay_0;</pre>
        s_b_delay_1 <= s_b delay 0;</pre>
        o res <= std_logic_vector(unsigned(s a delay 1) *
                 unsigned(s_b_delay_1)) ;
    end if;
end process;
```

#### Implementation Resources


ization			Post-Synthesis   Post-Implementation			
					Gra	ph   Table
Resource	Estimation		Available		Utilization %	
LUT		16		3750		0.4
FF		65		7500		0.0
DSP		1		10		10.0
IO		66		100		66.0
BUFG		1		16		6.2

Note, the FF and LUT used for the register implementation





Clear registers are implemented within the fabric:





#### Synchronous Reset

```
sync: process(i_clk,i_resetn)
begin
    if i resetn = '1' then
        s a delay 0 <= (others =>'0');
        s b delay 0 <= (others =>'0');
        s a delay 1 <= (others =>'0');
        s b delay 1 <= (others =>'0');
        o res <= (others =>'0');
    elsif rising edge(i clk) then
        s a delay 0 <= i a;
        s b delay 0 <= i b;
        s_a_delay_1 <= s_a_delay_0;</pre>
        s b delay 1 <= s b delay 0;
        o res <= std_logic_vector(unsigned(s a delay 1) *
                 unsigned(s_b_delay_1)) ;
    end if;
end process;
```

#### Implementation Resources

ization			Post-Synthesis   Post-Implementation			
					Grapi	h   Table
Resource	Estimation		Available		Utilization %	
DSP		1		10		10.0
IO		66		100		66.00
BUFG		1		16		6.2

Note, no FF or LUT used as the registers are within the DSP



### **Control Sets**



"A control set is the set / reset, clock enable, and clock which drives a SRL, LUTRAM, or register."

Large numbers of different control sets can impact the design performance.

**Clock Enables** – Clock enables can be very useful in our designs; we can use them to reduce power across the design or as part of our functionality. For example, generating an I<sup>2</sup>C or SPI output which runs at a lower clock rate.

### **Control Sets**



When the synthesis tool identifies a synchronous reset / set or enablement, it examines the load on the cone of identified logic.


If the logic is below the threshold identified in the **control\_set\_opt\_threshold**, the synthesis engine implements the reset / set using logic gates on the data path instead of using the register inputs.

### **Control Set**

endmodule



#### **Data Path Implementation**




#### Direct Implementation

```
module test
input clk,
                                                                                 clk_IBUF_BUFG_inst
                                                                 clk_IBUF_inst
(* direct enable = "true" *) input en,
                                                            F0=1 | 0 F0=1
                                                                             F0=1 | 0 F0=1
input din,
output reg dout
                                                                                 BUFG
                                                                                 en_IBUF_inst
                                                                                                                       dout_OBUF_inst
                                                                                                    FO=1 CE
                                                                             F0=1 | 0 F0=1
always@(posedge clk)
                                                                                                                  F0=1 | 0 F0=1
                                                                                                                                     dout
                                                                                                     F0=1
begin
                                                                                 IBUF
                                                                                                                       OBUF
                                                                                                     FO=1
     if(en)
                                                                                 din_IBUF_inst
     begin
                                                                             F0=1 | 0 F0=1
          dout <= din;
                                                                                                         FDRE
                                                                                 IBUF
     end
end
```

### **Control Sets**








### **Control Set**

Control set extraction threshold is defined via the synthesis settings:






Pipelining – Pipelining allows us to restructure data paths which have several layers of logic.

One good method when writing code is to include several registers before or after your code to enable retiming of the pipeline.

Be sure to include these within the hierarchy as shown in the example below.




Original design, significant logic layers, between registers (reduces FMax).





- Consider the pipelining from day one. Add extra registers before or after the path.
- Global retiming or block synthesis retiming option, analyzes, and moves registers.
- If you want more control, retiming\_forward / retiming\_backwards attributes can be used






# Pipelining Example



How do we tell if pipelining is needed?

We can run the design analysis report which will inform us about the logic level distribution.


Remember to consider the clock frequency.





Will report logic levels depth per clock. For example, below there are 5 paths in the clk\_pll\_i end point which have 1 logic level.


Knowing this, we can make adjustments. Note the high-level ones are in a processor instantiation.





Selecting the logic levels will show the results in the floor plan.

This enables investigation, allowing us to look at paths with 0 logic levels. Also to consider adjustments (e.g. splitting the design).





Along with moving the pipelining forward and backward, there are some tricks we can also do.

- Balance latency:
  - Consider use of control signals to enable large data path pipelines if possible
- Code to use SRL in place of FF:
  - Use SRL Style attributes to control implementation style
  - Ensure reset is not used, (prevents mapping to SRL)

```
(* srl_style = "srl" *)
(* srl_style = "reg_srl" *)
(* srl_style = "srl_reg" *)
(* srl_style = "reg_srl_reg" *)
```



Auto Pipelining – Enables the tool to implement pipelining to meet requirements.

Identifies the number of required stage and locations.

Can be applied to AXI register slice or via HDL attributes / XDC constraints to custom RTL.



Several attributes used to implement auto pipelining:

- Autopipeline\_group Defines a group of signals which must have auto inserted balanced pipelining inserted
- Autopipeline\_Include Defines a signal to include
- Auto Pipline\_Limit Defines the number of stages allowable from 0 to 24
- Auto Pipline\_Module Enables modules with auto pipelining to be instantiated several times in the design



# Auto Pipelining Example



## Wrap Up

- Developing FPGA solutions that are scalable, reuseable, and meet timing requirements is not as challenging as one might think.
- Consider the approach outline:
- Architecture:
  - Reuse IP whenever possible
  - Leverage standard interfaces
- Control Sets:
  - Minimize and extract
- Pipelining:
  - Code for pipelining
  - Leverage auto insertion if possible





AMD sponsored this webinar, including engineering hours. AMD, and the AMD Arrow logo, MicroBlaze, Vivado, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



www.adiuvoengineering.com



info@adiuvoengineering.com