

# Embedded Vision Workshop Series: From Zero to Hero with PYNQ

## Session 2

### Getting Up and Running with PYNQ

#### Lab Workbook

*Presented by*  
**element14**  
AN AVNET COMMUNITY

*Sponsored by*  
 **XILINX**

## PYNQ Workshop Series

### About This Workbook

This workbook is intended to be used with **Session 2: Getting Up and Running with PYNQ** of the **Embedded Workshop Series: From Zero to Hero with PYNQ**, presented by element14.

To access the workbook from Session 1: Getting Started with PYNQ, please [go here](#).

The contents of this workbook are created and owned by Adiuvo Engineering and Training, Ltd.

### Your Instructor



**Adam Taylor**  
Founder and  
Principal Consultant



Please email any questions you may have to your instructor at [adam@adiuvoengineering.com](mailto:adam@adiuvoengineering.com).

## Required Hardware and Software

To complete this lab series, you will need the following hardware:

1. PYNQ-Z2 board
2. Micro SD card greater than equal to 16 GB
3. Micro SD card adapter
4. Micro USB cable
5. Ethernet cable
6. Ethernet access to your WIFI network or Ethernet connector on a PC
7. Sports camera e.g. [https://www.amazon.co.uk/Crosstour-Waterproof-Underwater-Wide-angle-Rechargeable/dp/B073WWSYJK?ref=fsclp\\_pl\\_dp\\_1](https://www.amazon.co.uk/Crosstour-Waterproof-Underwater-Wide-angle-Rechargeable/dp/B073WWSYJK?ref=fsclp_pl_dp_1)
8. HDMI to micro HDMI cable <https://www.amazon.co.uk/AmazonBasics-High-speed-latest-standard-meters/dp/B014I8TZXW>

To be able to complete these three labs you will need the following software on your development machine:

1. Vivado Design Suite 2019.1 – used for the development of custom overlays
2. 7-Zip - <https://www.7-zip.org/>
3. Etcher - <https://www.balena.io/etcher/>
4. Tera Term - <https://ttssh2.osdn.jp/index.html.en>
5. Pynq-Z2 board definition files - <https://d2m32eurp10079.cloudfront.net/Download/pynq-z2.zip>
6. WinSCP - <https://winscp.net/eng/index.php>

All project files and support files can be found at  
[https://github.com/ATaylorCEngFIET/Element14\\_PYNQ](https://github.com/ATaylorCEngFIET/Element14_PYNQ)

## Lab Two


In this lab, we will pick up from where we left off in Lab 1. To review Lab 1, go [here](#).

### Creating a project in Vivado


1. Open **Vivado Design Suite 2019.1**.



2. Click **Create Project** and click **Next** on the open dialog.




3. Enter the project name as **pynq\_z2\_overlay** and select a directory to save the project in. Click **Next**.



The 'New Project' dialog box is shown. It has a title bar with a yellow Vivado icon and a close button. The main area is titled 'Project Name' and contains the instruction 'Enter a name for your project and specify a directory where the project data files will be stored.' Below this, there are two text input fields: 'Project name:' with the text 'pynq\_z2\_overlay' and 'Project location:' with the text 'C:/hdl\_projects'. To the right of the 'Project location' field is a button with three dots. Below these fields is a checked checkbox labeled 'Create project subdirectory'. Underneath the checkbox, it says 'Project will be created at: C:/hdl\_projects/pynq\_z2\_overlay'. At the bottom of the dialog, there is a help icon (question mark) on the left and four buttons: '< Back', 'Next >', 'Finish', and 'Cancel'.

4. Select **RTL Project**. Click **Next**.



The 'New Project' dialog box is shown. It has a title bar with a yellow Vivado icon and a close button. The main area is titled 'Project Type' and contains the instruction 'Specify the type of project to create.' Below this, there are five radio button options, each with a description: 1. 'RTL Project' (selected): 'You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.' 2. 'Do not specify sources at this time' (unchecked). 3. 'Post-synthesis Project': 'You will be able to add sources, view device resources, run design analysis, planning and implementation.' 4. 'Do not specify sources at this time' (unchecked). 5. 'I/O Planning Project': 'Do not specify design sources. You will be able to view part/package resources.' 6. 'Imported Project': 'Create a Vivado project from a Synplify, XST or ISE Project File.' 7. 'Example Project': 'Create a new Vivado project from a predefined template.' At the bottom of the dialog, there is a help icon (question mark) on the left and four buttons: '< Back', 'Next >', 'Finish', and 'Cancel'.


5. Click **Next** on the next frame as we have no sources to add.

The screenshot shows the 'New Project' dialog box with the 'Add Sources' tab selected. The title bar reads 'New Project'. The main heading is 'Add Sources'. Below it, a descriptive text says: 'Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.' To the right of this text is a small green icon. Below the text is a large empty rectangular area with a toolbar at the top containing icons for adding, removing, and moving items. In the center of this area, it says 'Use Add Files, Add Directories or Create File buttons below'. Below this area are three buttons: 'Add Files', 'Add Directories', and 'Create File'. Further down are three checkboxes: 'Scan and add RTL include files into project' (unchecked), 'Copy sources into project' (unchecked), and 'Add sources from subdirectories' (checked). Below the checkboxes are two dropdown menus: 'Target language:' set to 'Verilog' and 'Simulator language:' set to 'Mixed'. At the bottom right are four buttons: '< Back', 'Next >' (highlighted in blue), 'Finish', and 'Cancel'. A help icon (?) is at the bottom left.


6. Click **Next** on the next frame as we have no constraints to add.

The screenshot shows the 'New Project' dialog box with the 'Add Constraints (optional)' tab selected. The title bar reads 'New Project'. The main heading is 'Add Constraints (optional)'. Below it, a descriptive text says: 'Specify or create constraint files for physical and timing constraints.' To the right of this text is a small green icon. Below the text is a large empty rectangular area with a toolbar at the top containing icons for adding, removing, and moving items. In the center of this area, it says 'Use Add Files or Create File buttons below'. Below this area are two buttons: 'Add Files' and 'Create File'. Further down is one checkbox: 'Copy constraints files into project' (unchecked). At the bottom right are four buttons: '< Back', 'Next >' (highlighted in blue), 'Finish', and 'Cancel'. A help icon (?) is at the bottom left.

7. On the next dialog, select the **Boards** tab, **TUL** as the vendor, and the **PYNQ-Z2** as the target board.





8. Select **Finish** on the summary page.




## Creating the Block Diagram

9. Once the project is open, click on **Create Block Diagram** and leave the default name. Click **Ok**.






10. Once the block diagram is open, click on the **+** symbol and add in a **ZYNQ7 processing system**.



11. Once the Zynq PS is added to the block diagram, run the block automation of the Zynq PS for the settings of the PYNQ-Z2 by click on **Run Block Automation**.



12. Click on **OK** and wait for the automation to complete. Once completed minimize Vivado.

## Getting PYNQ IP


13. Open a web browser and navigate to [www.Pynq.io](http://www.Pynq.io).

14. Click on **Source Code**.




## What is PYNQ?

15. This will open a Xilinx GitHub page. Select the option to **download as a ZIP file**.



16. Download the ZIP to your computer. A suggested, but not mandatory location, is within your Vivado project.



17. Extract the just downloaded ZIP file.

PC > OS (C:) > hdl\_projects > pynq\_z2\_overlay

Name	Date modified	Type	Size
pynq_z2_overlay.cache	04/04/2020 16:29	File folder	
pynq_z2_overlay.hw	04/04/2020 16:28	File folder	
pynq_z2_overlay.ip_user_files	04/04/2020 16:28	File folder	
pynq_z2_overlay.sim	04/04/2020 16:29	File folder	
pynq_z2_overlay.srsc	04/04/2020 16:44	File folder	
PYNQ-master	04/04/2020 17:04	File folder	
pynq_z2_overlay.xpr	04/04/2020 16:44	Vivado Project File	11 KB
PYNQ-master.zip	04/04/2020 17:00	Compressed (zipp...	30,642 KB

18. Open the PYNQ-master folder and navigate to **\PYNQ-master\boards\ip\hls**.

PC > OS (C:) > hdl_projects > pynq_z2_overlay > PYNQ-master > boards > ip > hls			
Name	Date modified	Type	Size
color_convert	03/03/2020 21:29	File folder	
color_convert_2	03/03/2020 21:29	File folder	
pixel_pack	03/03/2020 21:29	File folder	
pixel_pack_2	03/03/2020 21:29	File folder	
pixel_unpack	03/03/2020 21:29	File folder	
pixel_unpack_2	03/03/2020 21:29	File folder	
trace_cntrl_32	03/03/2020 21:29	File folder	
trace_cntrl_64	03/03/2020 21:29	File folder	
.gitignore	03/03/2020 21:29	Text Document	1 KB
build_ip.bat	03/03/2020 21:29	Windows Batch File	1 KB
build_ip.sh	03/03/2020 21:29	Shell Script	1 KB

19. Double click on the build\_ip.bat. This will build the HLS IP we need to use in our project.

```
C:\Windows\system32\cmd.exe

C:\hdl_projects\pynq_z2_overlay\PYNQ-master\boards\ip\hls>for / %f in (*) do vivado_hls -f %f\script.tcl


C:\hdl_projects\pynq_z2_overlay\PYNQ-master\boards\ip\hls>vivado_hls -f color_convert\script.tcl

***** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.1 (64-bit)
**** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
**** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


source C:/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'aptay' on host 'desktop-l3omjcl' (Windows NT amd64 version 6.2) on Sat Apr 04 17:27:24 +0100 2020
INFO: [HLS 200-10] In directory 'C:/hdl_projects/pynq_z2_overlay/PYNQ-master/boards/ip/hls'
Sourcing Tcl script 'color_convert/script.tcl'
INFO: [HLS 200-10] Creating and opening project 'C:/hdl_projects/pynq_z2_overlay/PYNQ-master/boards/ip/hls/color_convert'
INFO: [HLS 200-10] Adding design file 'color_convert/color_convert.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'color_convert/color_convert_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/hdl_projects/pynq_z2_overlay/PYNQ-master/boards/ip/hls/color_convert/solution1'
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SYN 201-201] Setting up clock 'control' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'color_convert/color_convert.cpp' ...
```


## Adding the IP into Vivado

20. Once these IP have been built, we need to add in the IP created to our Vivado project so we can use it. Click on the **settings tab** and select **IP repository**.




21. To add a new repository, select the **+** symbol and add in the PYNQ IP repository <save directory>pynq\_z2\_overlay\PYNQ-master\boards\ip. Click **Ok**.






22. We are now able to add in PYNQ IP into our block diagram. Add in the following IP:
- Color Convert
  - Pixel Pack
  - VDMA
  - Test Pattern Generator




## Connecting the IP Blocks


23. Click on the **Run Connection Automation** in the dialog box which opens. Select **All Automation**. Click **Ok**.




24. Double click on the **ZYNQ7 processing system** for reconfiguration and select **PS-PL Configuration**. Enable one of the slave interfaces.



25. While you are here, also select **Interrupts** from the left hand side and enable **Fabric Interrupts**. Enable **PL-PS IRQ\_F2P[15:0]**. Click **Ok**.




26. **Run Connection Automation** again. Select **S\_AXI\_HP0** on the left-hand side and select the master as **axi\_vdma\_0/M\_AXI\_S2MM**. Click **Ok**.







27. Double click on the **VDMA** to reconfigure the VDMA. Select **4 Frame Buffers** and **write and read burst sizes of 32**. Click **Ok**.



28. Double click on the **AXI SmartConnect** and enable **2 slave ports**.




29. Connect the **VDMA M\_AXI\_MM2S** port to the **S01\_AXI** on the **AXI SmartConnect**.




30. The next step is to connect the video stream together. Connect the following:


- (TPG) m\_axis\_video -> stream\_in\_24 (color convert)
- (color convert) stream\_out\_24 -> stream\_in\_24 (pixel pack)
- (pixel pack) stream\_out\_32 -> S\_AXIS\_S2MM (VDMA)




31. Connect the **unconnected clock and reset** on the **color convert**, **pixel pack** and **VDMA** to the **clock and reset** already in the design.




32. Click on the **Address Editor** tab and select **Auto Assign Addresses**.



33. Using the **add IP +** button, add in an **AXI interrupt controller** and run the **Connection Automation** to map it into the AXI-Lite network. Click **Ok**.




34. Add in a **Concat** block from the add IP option. Double click and select **3 input ports**. Click **Ok**.




35. Connect the following signals to the Concat input blocks:

- V\_tpg Interrupt
- Mm2s\_introut
- S2mm\_introut


36. Connect the **output** of the **Concat** block to the **interrupt input** on the **AXI interrupt controller** and connect the **output of the AXI interrupt controller** to the **Zynq interrupt input**.



### 37. Validate the block diagram.




### 38. Save and close the block diagram. In the sources window, right click on the block diagram and select **Create HDL Wrapper**. When prompted, let Vivado manage it.



## Building the Design


39. We can now build the design. Click on **Generate Bitstream**. This may take a while.




40. Wait until you see **write\_bitstream** complete in Vivado.




41. In the same directory as your Vivado project, create a new directory called **tpd\_pynq**.



42. From the **runs/implementation** directory, copy across the **BIT** file into the directory you just created.



43. From under the source hardware hand off directory, copy across the **tcl** and **hwh** file into the new directory.



44. Rename the files in the tpd\_pynq directory as **tpd\_pynq.\*\*\*** (e.g. tpd\_pynq.bit)

his PC > OS (C:) > hdl\_projects > pynq\_z2\_overlay > tpd\_pynq

Name	Date modified	Type	Size
tpd_pynq.bit	04/04/2020 18:12	BIT File	3,951 KB
tpd_pynq.hwh	04/04/2020 17:58	HWH File	395 KB
tpd_pynq.tcl	04/04/2020 17:58	TCL File	45 KB

45. Create a new file in the tpd\_pynq directory called **tpg\_pynq.py** and copy in the code below.

```
import pynq
from pynq import GPIO

__author__ = "Adam Taylor"
__copyright__ = "Copyright 2020, Adiuvo"
__email__ = "Adam@adiuvoengineering.com"
```


```
class tpd_pynqOverlay(pynq.Overlay):
    """
    """
    def __init__(self, bitfile, **kwargs):
        super().__init__(bitfile, **kwargs)
        if self.is_loaded():
            pass
```

46. Create a new file in the tpd\_pynq directory called **\_\_init\_\_.py**. Copy in the code below.



```
from .tpd_pynq import tpd_pynqOverlay
```

## Uploading to the PYNQ-Z2

47. We are now ready to upload the overlay to our PYNQ-Z2. Power up the board and open **WinSCP**. Use the host name of **pynq** and the username and password of **xilinx**.



48. In WinSCP on your computer, see the left-hand side and select the **tpd\_pynq** directory on the target. Navigate to the **pynq/overlays**. Upload the **tpd\_pynq** directory.





49. Using a browser, open the **Jupyter environment** and create a new Python 3 notebook called **tpd.ipynb** on the homepage. Add in the code below.

```
import time
from pynq.overlays.tpd_pynq import tpd_pynqOverlay
import numpy as np
from pynq import pl
from pynq import overlay
from pynq.lib.video import *
from pynq import Xlnk
import cv2
import matplotlib.pyplot as plt
overlay = tpd_pynqOverlay('tpd_pynq.bit')

pixel_in = overlay.pixel_pack_0
pixel_in.bits_per_pixel = 24

colourspace_in = overlay.color_convert_0
rgb2bgr = [0.0, 1.0, 0.0,
            1.0, 0.0, 0.0,
            0.0, 0.0, 1.0,
            0.0, 0.0, 0.0]

colourspace_in.colorspace = rgb2bgr


cam_vdma = overlay.axi_vdma_0
lines = 512
framemode = VideoMode(640, lines, 24)
cam_vdma.readchannel.mode = framemode
cam_vdma.readchannel.start()

tpg = overlay.v_tpg_0
tpg.write(0x10,512)
tpg.write(0x18,640)
tpg.write(0x40,0)
tpg.write(0x30,0)
tpg.write(0x20,0xB)
tpg.write(0x00,0x81)

frame_camera = cam_vdma.readchannel.readframe()
frame_color=cv2.cvtColor(frame_camera,cv2.COLOR_BGR2RGB)
pixels = np.array(frame_color)
plt.imshow(pixels)
plt.show()

cam_vdma.readchannel.stop()
```

```
In [11]: frame_camera = cam_vdma.readchannel.readframe()
frame_color=cv2.cvtColor(frame_camera,cv2.COLOR_BGR2RGB)
pixels = np.array(frame_color)
plt.imshow(pixels)
plt.show()
```



```
In [12]: cam_vdma.readchannel.stop()
```

Now we know how to build our own overlay and work within PYNQ. In the next lab we will be updating this design to create a simple image processing application.