Embedded Vision Workshop Series: From Zero to Hero with PYNQ

Session 2

Getting Up and Running with PYNQ

Lab Workbook





PYNQ Workshop Series

About This Workbook

This workbook is intended to be used with **Session 2**: **Getting Up and Running with PYNQ** of the **Embedded Workshop Series**: **From Zero to Hero with PYNQ**, presented by element14.

To access the workbook from Session 1: Getting Started with PYNQ, please go here.

The contents of this workbook are created and owned by Adiuvo Engineering and Training, Ltd.

Your Instructor



Please email any questions you may have to your instructor at adam@adiuvoengineering.com.

Required Hardware and Software

To complete this lab series, you will need the following hardware:

- 1. PYNQ-Z2 board
- 2. Micro SD card greater than equal to 16 GB
- 3. Micro SD card adapter
- 4. Micro USB cable
- 5. Ethernet cable
- 6. Ethernet access to your WIFI network or Ethernet connector on a PC
- 7. Sports camera e.g. https://www.amazon.co.uk/Crosstour-Waterproof-Underwater-Wide-angle-Rechargeable/dp/B073WWSYJK?ref = fsclp pl dp 1
- 8. HDMI to micro HDMI cable https://www.amazon.co.uk/AmazonBasics-High-speed-latest-standard-meters/dp/B014I8TZXW

To be able to complete these three labs you will need the following software on your development machine:

- 1. Vivado Design Suite 2019.1 used for the development of custom overlays
- 2. 7-Zip https://www.7-zip.org/
- 3. Etcher https://www.balena.io/etcher/
- 4. Tera Term https://ttssh2.osdn.jp/index.html.en
- 5. Pynq-Z2 board definition files https://d2m32eurp10079.cloudfront.net/Download/pynq-z2.zip
- 6. WinSCP https://winscp.net/eng/index.php


All project files and support files can be found at https://github.com/ATaylorCEngFIET/Element14 PYNQ

Lab Two


In this lab, we will pick up from where we left off in Lab 1. To review Lab 1, go here.

Creating a project in Vivado

1. Open Vivado Design Suite 2019.1.




2. Click Create Project and click Next on the open dialog.




Copyright 2020 Adiuvo Engineering and Training, Ltd.


3. Enter the project name as **pynq_z2_overlay** and select a directory to save the project in. Click **Next**.




4. Select RTL Project. Click Next.




5. Click **Next** on the next frame as we have no sources to add.




6. Click **Next** on the next frame as we have no constraints to add.



7. On the next dialog, select the **Boards** tab, **TUL** as the vendor, and the **PYNQ-Z2** as the target board.




8. Select Finish on the summary page.




Creating the Block Diagram


9. Once the project is open, click on **Create Block Diagram** and leave the default name. Click **Ok**.



10. Once the block diagram is open, click on the **+ symbol** and add in a **ZYNQ7 processing** system.



11. Once the Zynq PS is added to the block diagram, run the block automation of the Zynq PS for the settings of the PYNQ-Z2 by click on **Run Block Automation**.



12. Click on **OK** and wait for the automation to complete. Once completed minimize Vivado.


Getting PYNQ IP

- 13. Open a web browser and navigate to www.Pynq.io.
- 14. Click on Source Code.




What is PYNQ?


15. This will open a Xilinx GitHub page. Select the option to download as a ZIP file.




16. Download the ZIP to your computer. A suggested, but not mandatory location, is within your Vivado project.



17. Extract the just downloaded ZIP file.




18. Open the PYNQ-master folder and navigate to \PYNQ-master\boards\ip\hls.




19. Double click on the build ip.bat. This will build the HLS IP we need to use in our project.


Adding the IP into Vivado

20. Once these IP have been built, we need to add in the IP created to our Vivado project so we can use it. Click on the **settings tab** and select **IP repository**.




21. To add a new repository, select the **+ symbol** and add in the PYNQ IP repository **<save directory>pynq_z2_overlay\PYNQ-master\boards\ip**. Click **Ok**.






- 22. We are now able to add in PYNQ IP into our block diagram. Add in the following IP:
 - a. Color Convert
 - b. Pixel Pack
 - c. VDMA
 - d. Test Pattern Generator




Connecting the IP Blocks


23. Click on the **Run Connection Automation** in the dialog box which opens. Select **All Automation**. Click **Ok**.




24. Double click on the **ZYNQ7 processing system** for reconfiguration and select **PS-PL Configuration**. Enable one of the slave interfaces.



25. While you are here, also select **Interrupts** from the left hand side and enable **Fabric Interrupts**. Enable **PL-PS IRQ_F2P[15:0]**. Click **Ok**.




26. **Run Connection Automation** again. Select **S_AXI_HP0** on the left-hand side and select the master as **axi_vdma_0/M_AXI_S2MM**. Click **Ok**.




Copyright 2020 Adiuvo Engineering and Training, Ltd.


27. Double click on the **VDMA** to reconfigure the VDMA. Select **4 Frame Buffers** and **write and** read burst sizes of **32**. Click **Ok**.




28. Double click on the AXI SmartConnect and enable 2 slave ports.




29. Connect the VDMA M_AXI_MM2S port to the S01_AXI on the AXI SmartConnect.




- 30. The next step is to connect the video stream together. Connect the following:
 - a. (TPG) m_axis_video -> stream_in_24 (color convert)
 - b. (color convert) stream_out_24 -> stream_in_24 (pixel pack)
 - c. (pixel pack) stream_out32 -> S_AXIS_S2MM (VDMA)




31. Connect the **unconnected clock and reset** on the **color convert, pixel pack** and **VDMA** to the **clock and reset** already in the design.




32. Click on the Address Editor tab and select Auto Assign Addresses.




33. Using the **add IP + button**, add in an **AXI interrupt controller** and run the **Connection Automation** to map it into the AXI-Lite network. Click **Ok**.




34. Add in a Concat block from the add IP option. Double click and select 3 input ports. Click Ok.




- 35. Connect the following signals to the Concat input blocks:
 - a. V_tpg Interupt
 - b. Mm2s_introut
 - c. S2mm_introut
- 36. Connect the **output** of the **Concat block** to the **interrupt input** on the **AXI interrupt controller** and connect the **output of the AXI interrupt controller** to the **Zynq interrupt input.**



37. Validate the block diagram.




38. Save and close the block diagram. In the sources window, right click on the block diagram and select **Create HDL Wrapper**. When prompted, let Vivado manage it.




Building the Design


39. We can now build the design. Click on **Generate Bitstream**. This may take a while.




40. Wait until you see write bitstream complete in Vivado.




41. In the same directory as your Vivado project, create a new directory called tpd_pynq.




42. From the **runs/implementation directory**, copy across the **BIT** file into the directory you just created



43. From under the source hardware hand off directory, copy across the **tcl** and **hwh** file into the new directory.



44. Rename the files in the tpd_pynq directory as **tpd_pynq.***** (e.g. tpd_pynq.bit)



45. Create a new file in the tpd_pynq directory called **tpg_pynq.py** and copy in the code below.

```
import pynq
from pynq import GPIO

__author__ = "Adam Taylor"
   __copyright__ = "Copyright 2020, Adiuvo"
   __email__ = "Adam@adiuvoengineering.com"

class tpd_pynqOverlay(pynq.Overlay):
    """
    """


def __init__(self, bitfile, **kwargs):
    super().__init__(bitfile, **kwargs)
    if self.is_loaded():
        pass
```

46. Create a new file in the tpd_pynq directory called __init__.py. Copy in the code below.


from .tpd_pynq import tpd_pynqOverlay

Uploading to the PYNQ-Z2

47. We are now ready to upload the overlay to our PYNQ-Z2. Power up the board and open **WinSCP**. Use the host name of **pynq** and the username and password of **xilinx**.




48. In WinSCP on your computer, see the left-hand side and select the **tpd_pynq** directory on the target. Navigate to the **pynq/overlays**. Upload the **tpd_pynq** directory.



49. Using a browser, open the **Jupyter environment** and create a new Python 3 notebook called **tpd.ipynb** on the homepage. Add in the code below.

```
import time
from pyng.overlays.tpd pyng import tpd pyngOverlay
import numpy as np
from pynq import pl
from pyng import overlay
from pynq.lib.video import *
from pynq import Xlnk
import cv2
import matplotlib.pyplot as plt
overlay = tpd_pynqOverlay('tpd_pynq.bit')
pixel in = overlay.pixel pack 0
pixel_in.bits_per_pixel = 24
colourspace in = overlay.color convert 0
rgb2bgr = [0.0, 1.0, 0.0,
     1.0, 0.0, 0.0,
     0.0, 0.0, 1.0,
     0.0, 0.0, 0.0
colourspace in.colorspace = rgb2bgr
cam_vdma = overlay.axi_vdma_0
lines = 512
framemode = VideoMode(640, lines, 24)
cam_vdma.readchannel.mode = framemode
cam vdma.readchannel.start()
tpg = overlay.v_tpg_0
tpg.write(0x10,512)
tpg.write(0x18,640)
tpg.write(0x40,0)
tpg.write(0x30,0)
tpg.write(0x20,0xB)
tpg.write(0x00,0x81)
frame_camera = cam_vdma.readchannel.readframe()
frame_color=cv2.cvtColor(frame_camera,cv2.COLOR_BGR2RGB)
pixels = np.array(frame color)
plt.imshow(pixels)
plt.show()
cam vdma.readchannel.stop()
```



Now we know how to build our own overlay and work within PYNQ. In the next lab we will be updating this design to create a simple image processing application.